参数资料
| 型号： | LT1567IMS8 |
| 厂商： | Linear Technology |
| 文件页数： | 2/16页 |
| 文件大小： | 0K |
| 描述： | IC BLOCK BUILD FLTR LONOIS 8MSOP |
| 标准包装： | 50 |
| 类型： | ADC 驱动器 |
| 应用： | 滤波器 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 管件 |
LT1567
10
1567fa
APPLICATIO S I FOR ATIO
WU
U
output from the INV block (Pin 7). These two outputs
maintain equal gain and 180 phase shift over a wide
frequency range. This feature permits choosing the signal
polarity in single ended applications, and also performs
single ended to differential conversion. The latter property
is useful as an antialiasing filter to drive standard mono-
lithic A/D converters having differential inputs, as illus-
trated on the first page of this data sheet.
Dealing with High Source Impedances
The voltage VIN in Figure 1, on the left side of R1, is the
signal voltage that the filter sees. If a voltage source with
significant internal impedance drives the VIN node in
Figure 1, then the filter input VIN may differ from the
source’s open-circuit output, and the difference can be
complex, because the filter presents a complex imped-
ance to VIN. A rule of thumb is that a source impedance is
negligibly “low” if it is much smaller than R1 at frequencies
of interest. Otherwise, the source impedance (resistive or
reactive) effectively adds to R1 and may change the signal
frequency response compared to that with a low source
impedance. If the source is resistive and predictable, then
it may be possible to design for it by reducing R1.
Unpredictable or nonresistive source impedances that are
not much less than R1 should be buffered.
Construction and Instrumentation Cautions
Electrically clean construction is important in applica-
tions seeking the full dynamic range and bandwidth of the
LT1567. Using the shortest possible wiring or printed-
circuit paths will minimize parasitic capacitance and
inductance. High quality supply bypass capacitors of
0.1
F near the chip, connected to a ground plane, provide
good decoupling from a clean, low inductance power
source. But several inches of wire (i.e., a few microhenrys
of inductance) from the power supplies, unless decoupled
by substantial capacitance (
≥10F) near the chip, can
cause a high Q LC resonance in the hundreds of kHz in the
chip’s supplies or ground reference. This may impair filter
performance at those frequencies. In stringent filter
applications, a compact, carefully laid out printed circuit
board with good ground plane makes a difference in both
stopband rejection and distortion. Finally, equipment to
measure filter performance can itself introduce distortion
or noise. Checking for these limits with a wire in place of
the filter is a prudent routine procedure.
Low Noise Differential Circuits
The LT1567 is an optimum analog building for designing
single supply differential circuits to process low level
signals. Figure 3 shows a single ended to differential
amplifier driving a 1st order differential RC filter. The
differential output of Figure 3 is a function of input (VIN)
and the VREF voltage on Pin 5. (The range of the VREF
voltage on Pin 5 in Figures 3, 4 and 5 is the common mode
input voltage range parameter under Electrical
Characteristics.)The graph of Figure 3 shows the differen-
tial signal-to-noise ratio for a gain of 2 and a gain of 10.
Increasing the differential gain increases the differential
signal-to-noise ratio. The equivalent input noise is equal to
the output noise divided by the gain. For example, with a
gain equal to 2 (R2 = R1 = 200
) and a gain equal to 10
(R2 = 1k, R1 = 200
),theequivalentinputnoiseis4.59nV/
√Hz and 2.04nV/√Hz respectively. The VREF voltage on Pin
5 can be set by a voltage divider or a reference voltage
source. To maximize the unclipped LT1567 output swing,
the DC output voltage should be set at V+/2. However, if
VINDC (the input DC voltage) is within the range of VREF,
then VREF can be equal to VINDC. The input signal can also
be AC coupled to the input resistor, R1, and VREF set to the
DC voltage of the circuit following the amplifier. For
example, VREF might be set to 1.2V to bias the input of an
I and Q modulator used in broadband communication
systems.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J6B-MW-S | CONVERTER MOD DC/DC 95V 100W |
| VI-25X-IV-F3 | CONVERTER MOD DC/DC 5.2V 150W |
| VI-25X-IV-F2 | CONVERTER MOD DC/DC 5.2V 150W |
| VI-J62-MW-S | CONVERTER MOD DC/DC 15V 100W |
| DAC8043AES | IC DAC 12BIT MULT SRL INP 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT1567IMS8#PBF | 功能描述:IC BLOCK BUILD FLTR LONOIS 8MSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 放大器 - 专用 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:60 系列:- 类型:可变增益放大器 应用:CATV 安装类型:表面贴装 封装/外壳:20-WQFN 裸露焊盘 供应商设备封装:20-TQFN-EP（5x5） 包装:托盘 |
| LT1567IMS8#TR | 功能描述:IC BLOCK BUILD FLTR LONOIS 8MSOP RoHS:否 类别:集成电路 (IC) >> 线性 - 放大器 - 专用 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:60 系列:- 类型:可变增益放大器 应用:CATV 安装类型:表面贴装 封装/外壳:20-WQFN 裸露焊盘 供应商设备封装:20-TQFN-EP（5x5） 包装:托盘 |
| LT1567IMS8#TRPBF | 功能描述:IC BLOCK BUILD FLTR LONOIS 8MSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 放大器 - 专用 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:60 系列:- 类型:可变增益放大器 应用:CATV 安装类型:表面贴装 封装/外壳:20-WQFN 裸露焊盘 供应商设备封装:20-TQFN-EP（5x5） 包装:托盘 |
| LT1568 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Very Low Noise, High Frequency Active RC, Filter Building Block |
| LT1568CGN | 功能描述:IC FILTER BUILDING BLOCK 16SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 滤波器 - 有源 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 滤波器类型:连续时间，带通低通 频率 - 截止或中心:150kHz 滤波器数:4 滤波器阶数:8th 电源电压:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。