参数资料
| 型号： | LT1764AET#30PBF |
| 厂商： | Linear Technology |
| 文件页数： | 17/20页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ 3A TO220-5 |
| 标准包装： | 50 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 1.21 V ~ 20 V |
| 输入电压： | 2.7 V ~ 20 V |
| 电压 - 压降（标准）： | 0.34V @ 3A |
| 稳压器数量： | 1 |
| 电流 - 输出： | 3A |
| 电流 - 限制（最小）： | 3.1A |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 通孔 |
| 封装/外壳： | TO-220-5 成形引线 |
| 供应商设备封装： | TO-220-5 |
| 包装： | 管件 |
LT1764A Series
APPLICATIO N S I N FOR M ATIO N
In situations where the ADJ pin is connected to a resistor
divider that would pull the ADJ pin above its 7V clamp
voltage if the output is pulled high, the ADJ pin input
current must be limited to less than 5mA. For example, a
resistor divider is used to provide a regulated 1.5V output
from the 1.21V reference when the output is forced to 20V.
will typically drop to less than 2 μ A. This can happen if the
input of the device is connected to a discharged (low
voltage) battery and the output is held up by either a
backup battery or a second regulator circuit. The state of
the SHDN pin will have no effect on the reverse output
current when the output is pulled above the input.
The top resistor of the resistor divider must be chosen to
limit the current into the ADJ pin to less than 5mA when the
ADJ pin is at 7V. The 13V difference between OUT and ADJ
pins divided by the 5mA maximum current into the ADJ pin
yields a minimum top resistor value of 2.6k.
In circuits where a backup battery is required, several
different input/output conditions can occur. The output
voltage may be held up while the input is either pulled to
ground, pulled to some intermediate voltage, or is left
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
LT1764A-1.5
LT1764A-1.8
LT1764 A
LT1764A-2.5
LT1764A-3. 3
T J = 25 ° C
V IN = OV
CURRENT FLOWS INTO
OUTPUT PIN
V OUT = V ADJ (LT1764A)
V OUT = V FB (LT1764A-1.5
LT1764A-1.8, LT1764A-2.5,
LT1764A-3.3)
open circuit. Current flow back into the output will follow
the curve shown in Figure 5.
0.5
0
0
1
2
3 4 5 6 7 8
9
10
When the IN pin of the LT1764A-X is forced below the OUT
OUTPUT VOLTAGE (V)
1764 F12
pin or the OUT pin is pulled above the IN pin, input current
Figure 5. Reverse Output Current
TYPICAL APPLICATIO S
SCR Preregulator Provides Efficiency Over Line Variations
90V AC
TO 140V AC
L2
10V AC
AT 115V IN
NTE5437
1N4148
1k
L1
500 μ H
+
10000 μ F
34k*
LT1764A-3.3
IN OUT
SHDN FB
GND
+
22 μ F
V OUT
3.3V
3A
10V AC
AT 115V IN
12.1k*
NTE5437
“SYNC”
1N4002
1N4002
1N4002
2.4k
V +
TO
ALL “V + ”
POINTS
+
22 μ F
750 ?
+
C1A
1/2 LT1018
–
1N4148
200k
0.1 μ F
V +
0.033 μ F
750 ?
+
V +
C1B
1/2 LT1018
–
1N4148
+
A1
LT1006
10k
10k
L1: COILTRONICS CTX500-2-52
L2: STANCOR P-8560
10k
1 μ F
–
V +
*1% FILM RESISTOR
V +
LT1004
1.2V
1764 TA03
1764afb
17
相关PDF资料 |
PDF描述 |
|---|---|
| MIC5322-PMYMT TR | IC REG LDO 3V/2.8V .15A 6TMLF |
| MIC5322-NNYMT TR | IC REG LDO 2.85V .15A 6TMLF |
| HSC44DRYS | CONN EDGECARD 88POS DIP .100 SLD |
| EMC12DTEF | CONN EDGECARD 24POS .100 EYELET |
| GBB90DHBN | CONN EDGECARD 180PS R/A .050 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT1764AETPBF | 制造商:Linear Technology 功能描述:LDO Regulator Pos 1.21-20V 3A TO220-5 |
| LT1764AMPQ | 制造商:Linear Technology 功能描述:LDO Regulator Pos 1.21V to 20V 3A 6-Pin(5+Tab) DDPAK |
| LT1764AMPQ#PBF | 功能描述:IC REG LDO ADJ 3A DDPAK-5 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:2.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:300mA（最小值） 电流 - 限制（最小）:360mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 供应商设备封装:TSOT-23-5 包装:带卷 (TR) |
| LT1764AMPQ#PBF | 制造商:Linear Technology 功能描述:LDO, ADJ, 3A, TO-263-5 |
| LT1764AMPQ#TR | 制造商:Linear Technology 功能描述:LDO Regulator Pos 1.21V to 20V 3A 6-Pin(5+Tab) DDPAK T/R |
发布紧急采购，3分钟左右您将得到回复。