- 您现在的位置：买卖IC网 > PDF目录14048 > LT1767EMS8#TRPBF (Linear Technology)IC REG BUCK ADJ 1.5A 8MSOP PDF资料下载
参数资料
| 型号： | LT1767EMS8#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 10/16页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK ADJ 1.5A 8MSOP |
| 标准包装： | 2,500 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 1.2 V ~ 20 V |
| 输入电压： | 3 V ~ 25 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 1.25MHz |
| 电流 - 输出： | 1.5A |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 8-MSOP |
LT1767/LT1767-1.8/
LT1767-2.5/LT1767-3.3/LT1767-5
APPLICATIO N S I N FOR M ATIO N
suitable, but the ESR should be <1 ? to ensure it can be
fully recharged during the off time of the switch. The
capacitor value is derived from worst-case conditions of
700ns on-time, 50mA boost current, and 0.7V discharge
ripple. This value is then guard banded by 2x for secondary
factors such as capacitor tolerance, ESR and temperature
effects. The boost capacitor value could be reduced under
R 1 =
R 2 =
V H ? V L
7 μ A
1 . 33 V
( V H ? 1 . 33 V ) + 3 μ A
R 1
less demanding conditions, but this will not improve
circuit operation or efficiency. Under low input voltage and
low load conditions, a higher value capacitor will reduce
discharge ripple and improve start up operation.
SHUTDOWN AND UNDERVOLTAGE LOCKOUT
Figure 4 shows how to add undervoltage lockout (UVLO)
to the LT1767. Typically, UVLO is used in situations where
V H – Turn-on threshold
V L – Turn-off threshold
Example: switching should not start until the input is
above 4.75V and is to stop if the input falls below 3.75V.
V H = 4.75V
V L = 3.75V
= 143 k
theinputsupplyiscurrentlimited,orhasarelativelyhigh
source resistance. A switching regulator draws constant
power from the source, so source current increases as
source voltage drops. This looks like a negative resistance
load to the source and can cause the source to current limit
or latch low under low source voltage conditions. UVLO
prevents the regulator from operating at source voltages
where these problems might occur.
R 1 =
R 2 =
4 .75V ? 3 .75V
7 μ A
1 . 33 V
( 4 . 75 V ? 1 . 33 V ) + 3 μ A
143 k
= 49 . 4 k
Keep the connections from the resistors to the SHDN pin
LT1767
OUTPUT
short and make sure that the interplane or surface capaci-
V IN
R1
IN
3 μ A
7 μ A
1.33V
V SW
V CC
+
tance to the switching nodes are minimized. If high resis-
tor values are used, the SHDN pin should be bypassed with
a 1nF capacitor to prevent coupling problems from the
SHDN
switch node.
C1
R2
GND
Figure 4. Undervoltage Lockout
1767 F04
SYNCHRONIZATION
The SYNC pin, is used to synchronize the internal oscilla-
tor to an external signal. The SYNC input must pass from
An internal comparator will force the part into shutdown
below the minimum V IN of 2.6V. This feature can be used
to prevent excessive discharge of battery-operated sys-
tems. If an adjustable UVLO threshold is required, the
shutdown pin can be used. The threshold voltage of the
shutdown pin comparator is 1.33V. A 3 μ A internal current
source defaults the open pin condition to be operating (see
Typical Performance Graphs). Current hysteresis is added
above the SHDN threshold. This can be used to set voltage
hysteresis of the UVLO using the following:
a logic level low, through the maximum synchronization
threshold with a duty cycle between 20% and 80%. The
input can be driven directly from a logic level output. The
synchronizing range is equal to initial operating frequency
up to 2MHz. This means that minimum practical sync
frequency is equal to the worst-case high self-oscillating
frequency (1.5MHz), not the typical operating frequency
of 1.25MHz. Caution should be used when synchronizing
above 1.6MHz because at higher sync frequencies the
amplitude of the internal slope compensation used to
sn1767 1767fas
10
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6868UK46D1S+T | IC MPU SUPERVISOR SOT23-5 |
| LT1614IS8#TRPBF | IC REG INV ADJ 0.5A 8SOIC |
| MAX6868UK46D2L+T | IC MPU SUPERVISOR SOT23-5 |
| MAX6868UK46D2S+T | IC MPU SUPERVISOR SOT23-5 |
| LT1614IS8#TR | IC REG INV ADJ 0.5A 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT1768 | 制造商:LINER 制造商全称:Linear Technology 功能描述:High Power CCFL Controller for Wide Dimming Range and Maximum Lamp Lifetime |
| LT1768CGN | 功能描述:IC CTRLR CCFL SGL/MULT HP 16SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 照明，镇流器控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:CCFL 控制器 频率:40 ~ 80 kHz 电流 - 电源:5mA 电流 - 输出:- 电源电压:4.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) 其它名称:90-3991V+V01 |
| LT1768CGN#PBF | 功能描述:IC CTRLR CCFL SGL/MULT HP 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 照明，镇流器控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:CCFL 控制器 频率:40 ~ 80 kHz 电流 - 电源:5mA 电流 - 输出:- 电源电压:4.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) 其它名称:90-3991V+V01 |
| LT1768CGN#TR | 功能描述:IC CTRLR CCFL SGL/MULT HP 16SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 照明，镇流器控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:CCFL 控制器 频率:40 ~ 80 kHz 电流 - 电源:5mA 电流 - 输出:- 电源电压:4.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) 其它名称:90-3991V+V01 |
| LT1768CGN#TRPBF | 功能描述:IC CTRLR CCFL SGL/MULT HP 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 照明，镇流器控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:CCFL 控制器 频率:40 ~ 80 kHz 电流 - 电源:5mA 电流 - 输出:- 电源电压:4.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) 其它名称:90-3991V+V01 |
发布紧急采购，3分钟左右您将得到回复。