参数资料
型号: LTC1064-3CSW#TR
厂商: Linear Technology
文件页数: 10/12页
文件大小: 0K
描述: IC FILTER LP 8ORD LIN HF 16SOIC
标准包装: 1,000
滤波器类型: 贝塞尔,低通开关电容器
频率 - 截止或中心: 95kHz
滤波器数: 1
滤波器阶数: 8th
电源电压: ±2.37 V ~ 8 V
安装类型: 表面贴装
封装/外壳: 16-SOIC(0.295",7.50mm 宽)
供应商设备封装: 16-SOIC
包装: 带卷 (TR)
LTC1064-3
7
10643fa
NC (Pins 1, 6, 8 and 13): The “no connection” pins should
be preferably grounded. These pins are not internally
connected.
VIN, VOUT (Pins 2, 9): The input Pin 2 is connected to an
18k resistor tied to the inverting input of an op amp. Pin 2
is protected against static discharge. The device’s output,
Pin 9, is the output of an op amp which can typically
source/sink 3mA/1mA. Although the internal op amps are
unity gain stable, driving long coax cables is not recom-
mended.
When testing the device for noise and distortion, the
output, Pin 9, should be buffered (Figure 1).
The op amp
power supply wire (or trace) should be connected
directly to the power source. To eliminate switching
transients from filter output, buffer filter output with a
third order lowpass (see Figure 5).
AGND (Pins 3, 5): For dual supply operation these pins
should be connected to a ground plane. For single supply
operation both pins should be tied to one half supply
(Figure 3).
V+, V(Pins 4, 12): Should be bypassed with a 0.1F
capacitor to an adequate analog ground. Low noise,
nonswitching power supplies are recommended.
To avoid
latchup when the power supplies exhibit high turn-on
transients, a 1N5817 Schottky diode should be added
from the V+ and Vpins to ground (Figure 1, 2 and 3).
RIN A, OUT C (Pins 7, 14): A very short connection between
Pin 7 and Pin 14 is recommended. This connection should
be preferably done under the IC package. In a breadboard,
use a one inch, or less, shielded coaxial cable: the shield
should be grounded. In a PC board, use a one inch trace or
less; surround the trace by a ground plane.
50/100 (Pin 10): Ratio Pin.The DC level at this pin deter-
mines the ratio of clock frequency to the –3dB frequency of
the filter. The ratio is 75:1 when Pin 10 is at V+, 120:1 when
Pin 10 is at GND and 150:1 when Pin 10 is at V. This pin
should be bypassed with a 0.1F capacitor to analog
ground when it’s connected to Vor V+ (Figure 1). See
Tables 2 through 8 for typical gain and delay responses for
the three ratios.
fCLK (Pin 11): For ±5V supplies the logic threshold level is
1.4V. For ±8V and 0V to 5V supplies the logic threshold
levels are 2.2V and 3V respectively. The logic threshold
levels vary ±100mV over the full military temperature
range. The recommended duty cycle of the input clock is
50% although for clock frequencies below 500kHz the
clock “on” time can be as low as 200ns. The maximum
clock frequency for ±5V supplies is 4MHz. For ±7V sup-
plies and above, the maximum clock frequency is 7MHz.
Do not allow the clock levels to exceed the power supplies.
For single supply operation ≥6V use level shifting at Pin 11
with T2L levels (see Figure 4).
(Pin Numbers Refer to the 14-Pin Package)
UU
U
PI FU CTIO S
相关PDF资料
PDF描述
LTC1064-3CSW IC FILTR 8TH ORDR LOWPASS 16SOIC
LTC1164-7CN#PBF IC FILTR 8TH ORDER LOWPASS 14DIP
LTC1164-7CN IC FILTR 8TH ORDER LOWPASS 14DIP
LTC1064-7CN#PBF IC FILTR 8TH ORDR LOWPASS 14-DIP
LTC1064-7CN IC FILTR 8TH ORDR LOWPASS 14-DIP
相关代理商/技术参数
参数描述
LTC1064-3M 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Noise, High Frequency, 8th Order Butterworth Lowpass Filter
LTC1064-3MJ 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Noise, High Frequency, 8th Order Butterworth Lowpass Filter
LTC1064-4 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter
LTC1064-4_09 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter
LTC1064-4C 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Noise,8th Order, Clock Sweepable Cauer Lowpass Filter