参数资料
型号: LTC1090ACN
厂商: Linear Technology
文件页数: 11/28页
文件大小: 0K
描述: IC DATA ACQUIS SYS 10BIT 20-DIP
标准包装: 18
类型: 数据采集系统(DAS),ADC
分辨率(位): 10 b
采样率(每秒): 30k
数据接口: 串行
电压电源: 单/双电源
电源电压: ±5V,5V,10V
工作温度: -40°C ~ 85°C
安装类型: 通孔
封装/外壳: 20-DIP(0.300",7.62mm)
供应商设备封装: 20-PDIP
包装: 管件
19
LTC1090
1090fc
3. Analog Inputs
Because of the capacitive redistribution A/D conversion
techniques used, the analog inputs of the LTC1090 have
capacitive switching input current spikes. These current
spikes settle quickly and do not cause a problem.
However, if large source resistances are used or if slow
settling op amps drive the inputs, care must be taken to
insure that the transients caused by the current spikes
settle completely before the conversion begins.
Source Resistance
The analog inputs of the LTC1090 look like a 60pF capaci-
tor (CIN) in series with a 500 resistor (RON) as shown in
Figure 9. CIN gets switched between the selected “+” and
“–” inputs once during each conversion cycle. Large
external source resistors and capacitances will slow the
settling of the inputs. It is important that the overall RC
time constants be short enough to allow the analog inputs
to completely settle within the allowed time.
APPLICATIO S I FOR ATIO
WU
UU
Figure 9. Analog Input Equivalent Circuit
“+” Input Settling
This input capacitor is switched onto the “+” input during
the sample phase (tSMPL, see Figure 10). The sample
phase starts at the 4th SCLK cycle and lasts until the falling
edge of the last SCLK (the 8th, 10th, 12th or 16th SCLK
cycle depending on the selected word length). The voltage
on the “+” input must settle completely within this sample
time. Minimizing RSOURCE+ and C1 will improve the input
settling time. If large “+” input source resistance must be
used, the sample time can be increased by using a slower
SCLK frequency or selecting a longer word length. With
the minimum possible sample time of 4s, RSOURCE+ < 2k
and C1 < 20pF will provide adequate settling.
“–” Input Settling
At the end of the sample phase the input capacitor switches
to the “–” input and the conversion starts (see Figure 10).
During the conversion, the “+” input voltage is effectively
“held” by the sample and hold and will not affect the
conversion result. However, it is critical that the “–” input
voltage be free of noise and settle completely during the
first four ACLK cycles of the conversion time. Minimizing
RSOURCE– and C2 will improve settling time. If large
“–” input source resistance must be used, the time allowed
for settling can be extended by using a slower ACLK
frequency. At the maximum ACLK rate of 2MHz, RSOURCE–
< 1k and C2 < 20pF will provide adequate settling.
Figure 10. “+” and “–” Input Settling Windows
LTC1090 AI17
CS
SCLK
ACLK
t SMPL
HOLD
1
1ST BIT
TEST
LAST SCLK (8TH, 10TH, 12TH OR 16TH DEPENDING ON WORK LENGTH)
“ – ” INPUT MUST SETTLE
DURING THIS TIME
“ + ” INPUT MUST
SETTLE DURING THIS TIME
23
4
12
3
4
SAMPLE
MUX ADDRESS
SHIFTED IN
“ – ” INPUT
“ + ” INPUT
LTC1090 AI16
RSOURCE+
RSOURCE
VIN
VIN+
4TH SCLK
LAST SCLK
RON = 500
CIN = 60pF
LTC1090
INPUT
C1
C2
+
INPUT
相关PDF资料
PDF描述
LTC1092CN8 IC DAS SERIAL I/O 1CH 10BIT 8DIP
LTC1164-5CSW#TRPBF IC FILTR 8TH ORDR LOWPASS 16SOIC
LTC1164-6CSW#TRPBF IC FILTR 8TH ORDR LOWPASS 16SOIC
LTC1164-7CSW#TRPBF IC FILTR 8TH ORDR LOWPASS 16SOIC
LTC1164ACSW#TRPBF IC FILTER BUILDING BLOCK 24-SOIC
相关代理商/技术参数
参数描述
LTC1090ACN#PBF 功能描述:IC DATA ACQUIS SYS 10BIT 20-DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统(DAS) 分辨率(位):16 b 采样率(每秒):21.94k 数据接口:MICROWIRE?,QSPI?,串行,SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP(6x6) 包装:托盘
LTC1090AM 制造商:LINER 制造商全称:Linear Technology 功能描述:Single Chip 10-Bit Data Acquisition System
LTC1090AMJ 制造商:LINER 制造商全称:Linear Technology 功能描述:Single Chip 10-Bit Data Acquisition System
LTC1090C 制造商:LINER 制造商全称:Linear Technology 功能描述:Single Chip 10-Bit Data Acquisition System
LTC1090CJ 制造商:LINER 制造商全称:Linear Technology 功能描述:Single Chip 10-Bit Data Acquisition System