- 您现在的位置：买卖IC网 > PDF目录5884 > LTC1152IS8#TR (Linear Technology)IC OPAMP ZERO DRFT R-R I/O 8SOIC PDF资料下载
参数资料
| 型号： | LTC1152IS8#TR |
| 厂商： | Linear Technology |
| 文件页数： | 7/8页 |
| 文件大小： | 0K |
| 描述： | IC OPAMP ZERO DRFT R-R I/O 8SOIC |
| 标准包装： | 2,500 |
| 系列： | C-Load™ |
| 放大器类型： | 断路器（零漂移） |
| 电路数： | 1 |
| 输出类型： | 满摆幅 |
| 转换速率： | 0.5 V/µs |
| 增益带宽积： | 700kHz |
| 电流 - 输入偏压： | 10pA |
| 电压 - 输入偏移： | 1µV |
| 电流 - 电源： | 2.2mA |
| 电压 - 电源，单路/双路(±)： | 2.7 V ~ 14 V，±1.35 V ~ 7 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SO |
| 包装： | 带卷 (TR) |
7
LTC1152
Compensation/Bandwidth Limiting
The LTC1152 is unity-gain stable with capacitive loads up
to 1000pF. Larger capacitive loads can be driven by
externally compensating the LTC1152. Adding 1000pF
between COMP (pin 5) and OUT (pin 6) allows capacitive
loading of up to 1
F; 0.1F between pins 5 and 6 allows the
LTC1152 to drive infinite capacitive load (Figure 3).
1
2
3
4
8
7
6
5
CC
OUTPUT
*OPTIONAL DIODES TO PREVENT
LATCH-UP WITH CC > 1F
1N4148*
1152 F03
1N4148*
LTC1152
V –
V+
Figure 3. Output Compensation Connection
Large compensation capacitors can also be used to limit
the bandwidth of the LTC1152. With 0.1
F from pin 5 to
pin 6, the LTC1152’s gain-bandwidth product is reduced
from 700kHz to around 200Hz. Note that compensation
capacitors greater than 1
F can cause latch-up under
severe output fault conditions; this can be prevented by
clamping pin 5 to each supply with standard signal diodes,
as shown in Figure 3.
Shutdown
The LTC1152 includes a shutdown pin (pin 1). When this
pin is at V +, the LTC1152 operates normally. An internal
1
A pull-up keeps the pin high if it is left floating. When pin
1 is pulled low, the part enters shutdown mode; supply
current drops to 1
A, all internal clocking stops and the
output enters a high impedance state. During shutdown
the voltage at the CP pin (pin 8) will drop to 0.5V below V +.
When pin 1 is brought high again, about 10
s will elapse
before the charge pump regains full voltage. During this
time the LTC1152 will operate normally, but the input CMR
may not include V+. Pin 1 is compatible with CMOS logic
running from the same supply as the LTC1152. Addition-
ally, the input trip levels allow ground referenced CMOS
logic signals to interface directly to pin 1 when the LTC1152
is running from
±5V or ±3V supplies. The internal 1A
pull-up also allows pin 1 to interface with open-collector/
open-drain devices or discrete transistors.
The high impedance output in shutdown allows several
LTC1152s to be connected together as a MUX, with their
outputs tied in parallel and the active channel selected by
using the shutdown pins. Deselected (shutdown) chan-
nels will go to high impedance at the outputs, preventing
them from fighting with the active channel. This works
best when the individual LTC1152s are connected in
noninverting feedback configurations to prevent the feed-
back resistors from passing signals through deselected
channels. See the Typical Applications section for a circuit
example.
Zero-Drift Operation
The LTC1152 is a zero-drift op amp. Like other LTC zero-
drift op amps, it features virtually error-free DC perfor-
mance, very little drift over time and temperature, and very
low noise at low frequencies. The internal nulling clock
runs at about 2.3kHz (the charge pump frequency of
4.7MHz divided by 2048) and is synchronized to the
internal charge pump to prevent beat frequencies from
appearing at the output. The self-nulling circuit constantly
corrects the input offset voltage, keeping it typically below
±1V over the entire input common-mode range. This has
the added benefit of providing exceptional CMRR and
PSRR at low frequencies––far better than competing rail-
to-rail op amps.
Because it uses a sampling front end, the LTC1152 will
exhibit aliasing behavior and clock noise at frequencies
near the internal 2.3kHz sampling frequency. The LTC1152
includes an internal anti-aliasing circuit to keep these error
terms to a minimum. As a rule, alias frequencies will be
down by (80dB – ACLG) in most standard amplifier con-
figurations, where ACLG is the closed-loop gain of the
LTC1152 circuit. Clock noise is also dependent on closed-
loop gain; it will generally consist of spikes of about 100
V
in amplitude, input referred. In general, these error terms
are too small to affect most applications. For a more
detailed explanation of zero-drift amplifier behavior, see
the LTC1051/LTC1053 data sheet.
U
S
A
O
PPLICATI
WU
U
I FOR ATIO
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
相关PDF资料 |
PDF描述 |
|---|---|
| RC0805FR-074R99L | RES 4.99 OHM 1/8W 1% 0805 SMD |
| 2314-6111-TG | CONN HEADER 14POS STR .230" GOLD |
| 0314001.MXP | FUSE CERAMIC 250V FAST 3AB 1A |
| LT1364CS8#TRPBF | IC OP-AMP HISPD 70MHZ DUAL 8SOIC |
| 2314-6121-TG | CONN HEADER 14POS STR .230" GOLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC1153 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Auto-Reset Electronic Circuit Breaker |
| LTC1153C | 制造商:LINER 制造商全称:Linear Technology 功能描述:Auto-Reset Electronic Circuit Breaker |
| LTC1153CN8 | 功能描述:IC ELECTRNC CIRCUIT BREAKER 8DIP RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 标准包装:1 系列:- 应用:手持/移动设备 电流 - 电源:- 电源电压:3 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-LLP-EP（4x4） 包装:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名称:LP3905SD-30DKR |
| LTC1153CN8#PBF | 功能描述:IC ELECTRNC CIRCUIT BREAKER 8DIP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 标准包装:1 系列:- 应用:手持/移动设备 电流 - 电源:- 电源电压:3 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-LLP-EP（4x4） 包装:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名称:LP3905SD-30DKR |
| LTC1153CS8 | 功能描述:IC ELECTR CIRCUIT BREAKER 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 标准包装:1 系列:- 应用:手持/移动设备 电流 - 电源:- 电源电压:3 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-LLP-EP（4x4） 包装:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名称:LP3905SD-30DKR |
发布紧急采购，3分钟左右您将得到回复。