- 您现在的位置：买卖IC网 > PDF目录15237 > LTC1629IG-PG#PBF (Linear Technology)IC REG CTRLR BUCK PWM CM 28-SSOP PDF资料下载
参数资料
| 型号： | LTC1629IG-PG#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 19/28页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM CM 28-SSOP |
| 标准包装： | 47 |
| 系列： | PolyPhase® |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 360kHz |
| 占空比： | 99.5% |
| 电源电压： | 4 V ~ 36 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC1629/LTC1629-PG
APPLICATIO S I FOR ATIO
center frequency f O . A voltage applied to the PLLFLTR pin
of 1.2V corresponds to a frequency of approximately
220kHz. The nominal operating frequency range of the
LTC1629 is 140kHz to 310kHz.
EXTERNAL
OSC
PHASE
DETECTOR
2.4V
R LP
10k
C LP
The phase detector used is an edge sensitive digital type
which provides zero degrees phase shift between the
external and internal oscillators. This type of phase detec-
PLLIN
50k
DIGITAL
PHASE/
FREQUENCY
DETECTOR
PLLFLTR
OSC
tor will not lock up on input frequencies close to the
harmonics of the VCO center frequency. The PLL hold-in
range, ? f H , is equal to the capture range, ? f C:
? f H = ? f C = ± 0.5 f O (150kHz-300kHz)
The output of the phase detector is a complementary pair
of current sources charging or discharging the external
filter network on the PLLFLTR pin. A simplified block
diagram is shown in Figure 7.
If the external frequency (f PLLIN ) is greater than the oscil-
lator frequency f 0SC , current is sourced continuously,
pulling up the PLLFLTR pin. When the external frequency
is less than f 0SC , current is sunk continuously, pulling
down the PLLFLTR pin. If the external and internal fre-
1629 F07
Figure 7. Phase-Locked Loop Block Diagram
Minimum On-Time Considerations
Minimum on-time t ON(MIN) is the smallest time duration
that the LTC1629 is capable of turning on the top MOSFET.
It is determined by internal timing delays and the gate
charge required to turn on the top MOSFET. Low duty cycle
applications may approach this minimum on-time limit
and care should be taken to ensure that:
t ON ( ) <
()
quencies are the same but exhibit a phase difference, the
current sources turn on for an amount of time correspond-
ing to the phase difference. Thus the voltage on the
MIN
V OUT
V IN f
PLLFLTR pin is adjusted until the phase and frequency of
the external and internal oscillators are identical. At this
stable operating point the phase comparator output is
open and the filter capacitor C LP holds the voltage. The
LTC1629 PLLIN pin must be driven from a low impedance
source such as a logic gate located close to the pin. When
using multiple LTC1629’s for a phase-locked system, the
PLLFLTR pin of the master oscillator should be biased at
a voltage that will guarantee the slave oscillator(s) ability
to lock onto the master’s frequency. A DC voltage of 1.6V
to 1.7V applied to the master oscillator’s PLLFLTR pin is
recommended in order to meet this requirement. The
resultant operating frequency will be approximately 300kHz.
The loop filter components (C LP , R LP ) smooth out the
current pulses from the phase detector and provide a
stable input to the voltage controlled oscillator. The filter
components C LP and R LP determine how fast the loop
acquires lock. Typically R LP =10k ? and C LP is 0.01 μ F to
0.1 μ F.
If the duty cycle falls below what can be accommodated by
the minimum on-time, the LTC1629 will begin to skip
cycles resulting in nonconstant frequency operation. The
output voltage will continue to be regulated, but the ripple
current and ripple voltage will increase.
The minimum on-time for the LTC1629 is generally less
than 200ns. However, as the peak sense voltage decreases
the minimum on-time gradually increases. This is of
particular concern in forced continuous applications with
low ripple current at light loads. If the duty cycle drops
below the minimum on-time limit in this situation, a
significant amount of cycle skipping can occur with corre-
spondingly larger current and voltage ripple.
If an application can operate close to the minimum on-
time limit, an inductor must be chosen that has a low
enough inductance to provide sufficient ripple amplitude
to meet the minimum on-time requirement. As a general
rule, keep the inductor ripple current of each phase equal
to or greater than 15% of I OUT(MAX) /N at V IN(MAX) .
19
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J7N-EY-F3 | CONVERTER MOD DC/DC 18.5V 50W |
| H2AAT-10104-N8-ND | JUMPER-H1502TR/A3048N/H1502TR 4" |
| LTC1629IG-PG | IC REG CTRLR BUCK PWM CM 28-SSOP |
| LTC3703IGN-5#PBF | IC REG CTRLR BST PWM VM 16-SSOP |
| LT3757MPMSE#TRPBF | IC REG CTRLR PWM CM 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC1642ACGN | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 16.5V 16-Pin SSOP N |
| LTC1642ACGN#PBF | 功能描述:IC CONTROLLER HOTSWAP ADJ 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC1642ACGN#TRPBF | 功能描述:IC CONTROLLER HOTSWAP ADJ 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC1642AIGN | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 16.5V 16-Pin SSOP N |
| LTC1642AIGN#PBF | 功能描述:IC CONTROLLER HOTSWAP ADJ 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。