- 您现在的位置：买卖IC网 > PDF目录2004 > LTC1662IN8#PBF (Linear Technology)IC D/A CONV 10BIT MICRPWR 8-DIP PDF资料下载
参数资料
| 型号： | LTC1662IN8#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 2/16页 |
| 文件大小： | 0K |
| 描述： | IC D/A CONV 10BIT MICRPWR 8-DIP |
| 标准包装： | 50 |
| 设置时间： | 400µs |
| 位数： | 10 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 260µW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 8-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 8-PDIP |
| 包装： | 管件 |
| 输出数目和类型： | 2 电压，单极 |
| 采样率（每秒）： | * |
LTC1662
10
1662fa
operation
The first of these, the input register, is used for loading
new input codes. The second buffer, the DAC register, is
used for updating the DAC outputs. Each DAC has its own
10-bit input register and 10-bit DAC register.
Byselectingtheappropriate4-bitcontrolcode(seeTable1)
it is possible to perform single operations, such as loading
one DAC or changing power-down status (sleep/wake).
In addition, some control codes perform two or more
operations at the same time. For example, one such code
loads DAC A, updates both outputs and Wakes the part
up. The DACs can be loaded separately or together, but
the outputs are always updated together.
Register Loading Sequence
See Figure 1. With CS/LD held low, data on the SDI input
is shifted into the 16-bit shift register on the positive edge
of SCK. The 4-bit control code, A3-A0, is loaded first, then
the 10-bit input code, D9-D0, ordered MSB to LSB in each
case. Two don’t-care bits, X1 and X0, are loaded last. When
the full 16-bit input word has been shifted in, CS/LD is
pulled high, causing the system to respond according to
Table1. The clock is disabled internally when CS/LD is
high. Note: SCK must be low when CS/LD is pulled low.
Sleep Mode
DAC control code 1110b is reserved for the special sleep
instruction (see Table 1). In this mode, static power
consumption is greatly reduced. The reference input and
analog outputs are set in a high impedance state and all
DAC settings are retained in memory so that when sleep
mode is exited, the outputs of DACs not updated by the
Wake command are restored to their last active state.
Sleep mode is initiated by performing a load sequence
using control code 1110b (the DAC input code D9-D0 is
ignored).
To save instruction cycles, the DACs may be prepared
with new input codes during sleep (control codes 0001b
and 0010b); then, a single command (1000b) can be used
both to wake the part and to update the output values.
Alternatively, one DAC may be loaded with a new input
code during sleep; then with just one command, the other
DAC is loaded, the part is awakened and both outputs are
updated.
For example, control code 0001b is used to load DAC A
duringsleep.Thencontrolcode0101bloadsDACB,wakes
the part and simultaneously updates both DAC outputs.
Voltage Outputs
Each of the rail-to-rail output amplifiers contained in
the LTC1662 can typically source or sink at least 1mA
(VCC=5V). The outputs swing to within a few millivolts
of either supply when unloaded and have an equivalent
output resistance of 130Ω (typical) when driving a load to
therails.Theoutputamplifiersarestabledrivingcapacitive
loads of up to 1000pF.
A small resistor placed in series with the output can be
used to achieve stability for any load capacitance. Please
see the Output Minimum Resistance vs Load Capacitance
curve in the Typical Performance Characteristics section.
Rail-to-Rail Output Considerations
In any rail-to-rail DAC, the output swing is limited to volt-
ages within the supply range.
If the DAC offset is negative, the output for the lowest
codes limits at 0V as shown in Figure 2b.
Similarly, limiting can occur near full-scale when the REF
pin is tied to VCC. If VREF = VCC and the DAC full-scale error
(FSE = VOS + GE) is positive, the output for the highest
codes limits at VCC as shown in Figure 2c. No full-scale
limiting can occur if VREF is less than VCC – FSE.
Offset and linearity are defined and tested over the region
of the DAC transfer function where no output limiting can
occur.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1663-1CS5#TRM | IC DAC 10BIT R-R TSOT23-5 |
| LTC1664IN | IC DAC 10BIT QUAD MICRPWR 16DIP |
| LTC1667CG#PBF | IC D/A CONV 14BIT 50MSPS 28-SSOP |
| LTC1686IS8#TRPBF | IC TXRX RS485 PREC DELAY 8-SOIC |
| LTC1688IS | IC DVR 100MBPS RS485 QUAD 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC1663-1CS5 | 制造商:Linear Technology 功能描述:DAC 1-CH 10-bit 5-Pin TSOT-23 |
| LTC1663-1CS5#PBF | 制造商:Linear Technology 功能描述:DAC 1-CH 10-bit 5-Pin TSOT-23 |
| LTC1663-1CS5#TR | 功能描述:IC DAC 10BIT R-R TSOT23-5 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 设计资源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 标准包装:10,000 系列:- 设置时间:- 位数:12 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SOT-23-8 薄型，TSOT-23-8 供应商设备封装:TSOT-23-8 包装:带卷 (TR) 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:2.7M |
| LTC1663-1CS5#TRM | 功能描述:IC DAC 10BIT R-R TSOT23-5 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| LTC1663-1CS5#TRMPBF | 功能描述:IC DAC 10BIT R-R TSOT23-5 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:3,000 系列:nanoDAC™ 设置时间:80µs 位数:18 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:SOT-23-8 供应商设备封装:SOT-23-8 包装:带卷 (TR) 输出数目和类型:1 电压，单极 采样率（每秒）:- 产品目录页面:784 (CN2011-ZH PDF) 配用:EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 其它名称:AD5680BRJZ-2REEL7TR |
发布紧急采购，3分钟左右您将得到回复。