参数资料
型号: LTC2207IUK-14#TRPBF
厂商: LINEAR TECHNOLOGY CORP
元件分类: ADC
英文描述: 16-Bit, 105Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C
中文描述: 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48
封装: 7 X 7 MM, LEAD FREE, PLASTIC, MO-220WKKD-2, QFN-48
文件页数: 9/32页
文件大小: 1237K
代理商: LTC2207IUK-14#TRPBF
LTC2207-14/LTC2206-14
17
220714614fc
CONVERTER OPERATION
The LTC2207-14/LTC2206-14 are CMOS pipelined
multistep converters with a front-end PGA. As
shown in Figure 1, the converter has ve pipelined
ADC stages; a sampled analog input will result in
a digitized value seven clock cycles later (see the
Timing Diagram section). The analog input is differential for
improved common mode noise immunity and to maximize
the input range. Additionally, the differential input drive
will reduce even order harmonics of the sample and hold
circuit. The encode input is also differential for improved
common mode noise immunity.
The LTC2207-14/LTC2206-14 have two phases of
operation, determined by the state of the differential
ENC+/ENCinput pins. For brevity, the text will refer to
ENC+ greater than ENCas ENC high and ENC+ less than
ENCas ENC low.
Each pipelined stage shown in Figure 1 contains an ADC,
a reconstruction DAC and an interstage amplier. In
operation, the ADC quantizes the input to the stage and
the quantized value is subtracted from the input by the
DAC to produce a residue. The residue is amplied and
output by the residue amplier. Successive stages oper-
ate out-of-phase so that when odd stages are outputting
their residue, the even stages are acquiring that residue
and vice versa.
When ENC is low, the analog input is sampled differen-
tially directly onto the input sample-and-hold capacitors,
inside the “input S/H” shown in the Block Diagram. At the
instant that ENC transitions from low to high, the voltage
on the sample capacitors is held. While ENC is high, the
held input voltage is buffered by the S/H amplier which
drives the rst pipelined ADC stage. The rst stage acquires
the output of the S/H amplier during the high phase of
ENC. When ENC goes back low, the rst stage produces
its residue which is acquired by the second stage. At the
same time, the input S/H goes back to acquiring the analog
input. When ENC goes high, the second stage produces
its residue which is acquired by the third stage. An iden-
tical process is repeated for the third and fourth stages,
resulting in a fourth stage residue that is sent to the fth
stage for nal evaluation.
Each ADC stage following the rst has additional range to
accommodate ash and amplier offset errors. Results
from all of the ADC stages are digitally delayed such that
the results can be properly combined in the correction
logic before being sent to the output buffer.
APPLICATIONS INFORMATION
相关PDF资料
PDF描述
LTC2206CUK#PBF 16-Bit, 80Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C
LTC2206CUK#TRPBF 16-Bit, 80Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C
LTC2206IUK#PBF 16-Bit, 80Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C
LTC2206IUK#TRPBF 16-Bit, 80Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C
LTC2207CUK#PBF 16-Bit, 105Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C
相关代理商/技术参数
参数描述
LTC2207UK 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 105Msps/80Msps ADCs
LTC2207UK-14 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 105Msps/80Msps ADCs
LTC2208 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit 250Msps
LTC2208-14 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 130Msps ADC
LTC2208CUP 制造商:Linear Technology 功能描述:IC ADC 16BIT 130MSPS 64-QFN