- 您现在的位置：买卖IC网 > PDF目录10068 > LTC2222IUK#PBF (Linear Technology)IC ADC 12BIT 105MSPS SAMPL 48QFN PDF资料下载
参数资料
| 型号： | LTC2222IUK#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 105MSPS SAMPL 48QFN |
| 标准包装： | 52 |
| 位数： | 12 |
| 采样率（每秒）： | 105M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 535mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN-EP（7x7） |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，双极; 1 个差分，双极 |
| 产品目录页面： | 1349 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2222/LTC2223
21
22223fb
APPLICATIONS INFORMATION
Figure 11. Transformer Driven ENC+/ENC–
In applications where jitter is critical (high input frequen-
cies) take the following into consideration:
1. Differential drive should be used.
2. Use as large an amplitude as possible; if transformer
coupled use a higher turns ratio to increase the
amplitude.
3. If the ADC is clocked with a sinusoidal signal, lter the
encode signal to reduce wideband noise.
4. Balance the capacitance and series resistance at both
encode inputs so that any coupled noise will appear at
both inputs as common mode noise. The encode inputs
have a common mode range of 1.1V to 2.5V. Each input
may be driven from ground to VDD for single-ended
drive.
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC2222/LTC2223 is
105Msps (LTC2222) and 80Msps (LTC2223). For the
ADC to operate properly, the encode signal should have a
50% (±5%) duty cycle. Each half cycle must have at least
4.5ns (LTC2222) or 5.9ns (LTC2223) for the ADC internal
circuitry to have enough settling time for proper operation.
Achieving a precise 50% duty cycle is easy with differential
sinusoidal drive using a transformer or using symmetric
differential logic such as PECL or LVDS.
An optional clock duty cycle stabilizer circuit can be used
if the input clock has a non 50% duty cycle. This circuit
uses the rising edge of the ENC+ pin to sample the analog
input. The falling edge of ENC+ is ignored and the internal
falling edge is generated by a phase-locked loop. The input
clock duty cycle can vary from 20% to 80% and the clock
duty cycle stabilizer will maintain a constant 50% internal
duty cycle. If the clock is turned off for a long period of
time, the duty cycle stabilizer circuit will require a hundred
clock cycles for the PLL to lock onto the input clock. To
use the clock duty cycle stabilizer, the MODE pin should be
connected to 1/3VDD or 2/3VDD using external resistors.
Input Range
The input range can be set based on the application.
The 2V input range will provide the best signal-to-noise
performance while maintaining excellent SFDR. The 1V
input range will have better SFDR performance, but the
SNR will degrade by 5dB. See the Typical Performance
Characteristics section.
Driving the Encode Inputs
The noise performance of the LTC2222/LTC2223 can
depend on the encode signal quality as much as on the
analog input. The ENC+/ENC– inputs are intended to be
driven differentially, primarily for noise immunity from
common mode noise sources. Each input is biased
through a 6k resistor to a 1.6V bias. The bias resistors
set the DC operating point for transformer coupled drive
circuits and can set the logic threshold for single-ended
drive circuits.
Any noise present on the encode signal will result in ad-
ditional aperture jitter that will be RMS summed with the
inherent ADC aperture jitter.
VDD
LTC2222/LTC2223
22223 F11
VDD
ENC–
ENC+
1.6V BIAS
1:4
0.1μF
CLOCK
INPUT
50Ω
6k
TO INTERNAL
ADC CIRCUITS
相关PDF资料 |
PDF描述 |
|---|---|
| MS27499E18B35S | CONN RCPT 66POS BOX MNT W/SCKT |
| LTC2222IUK | IC ADC 12BIT 105MSPS SAMPL 48QFN |
| IDT72235LB15PFI8 | IC FIFO 2048X18 SYNC 15NS 64TQFP |
| MS27473T24B35PA | CONN PLUG 128POS STRAIGHT W/PINS |
| VE-BNN-IV-F3 | CONVERTER MOD DC/DC 18.5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2222UK | 制造商:LINER 制造商全称:Linear Technology 功能描述:12-Bit,105Msps/80Msps ADCs |
| LTC2222UK-11 | 制造商:LINER 制造商全称:Linear Technology 功能描述:11-Bit, 105Msps ADC |
| LTC2223 | 制造商:LINER 制造商全称:Linear Technology 功能描述:12-Bit,105Msps/80Msps ADCs |
| LTC2223CUK | 功能描述:IC ADC 12BIT 80MSPS SAMPLE 48QFN RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| LTC2223CUK#PBF | 功能描述:IC ADC 12BIT 80MSPS SAMPLE 48QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
发布紧急采购，3分钟左右您将得到回复。