- 您现在的位置：买卖IC网 > PDF目录10661 > LTC2228CUH#PBF (Linear Technology)IC ADC 12BIT 65MSPS SAMPL 32-QFN PDF资料下载
参数资料
| 型号： | LTC2228CUH#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 13/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 65MSPS SAMPL 32-QFN |
| 标准包装： | 73 |
| 位数： | 12 |
| 采样率（每秒）： | 65M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 240mW |
| 电压电源： | 单电源 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-WFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN 裸露焊盘（5x5） |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，双极; 1 个差分，双极 |
| 产品目录页面： | 1349 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2228/LTC2227/LTC2226
20
222876fb
Input Range
The input range can be set based on the application.
The 2V input range will provide the best signal-to-noise
performance while maintaining excellent SFDR. The 1V
input range will have better SFDR performance, but the
SNR will degrade by 3.8dB. See the Typical Performance
Characteristics section.
Driving the Clock Input
The CLK input can be driven directly with a CMOS or
TTL level signal. A sinusoidal clock can also be used
along with a low jitter squaring circuit before the CLK pin
(Figure 11).
The noise performance of the LTC2228/LTC2227/LTC2226
can depend on the clock signal quality as much as on the
analog input. Any noise present on the clock signal will
result in additional aperture jitter that will be RMS summed
with the inherent ADC aperture jitter.
In applications where jitter is critical, such as when digi-
tizing high input frequencies, use as large an amplitude
as possible. Also, if the ADC is clocked with a sinusoidal
signal, lter the CLK signal to reduce wideband noise and
distortion products generated by the source.
Figures 12 and 13 show alternatives for converting a
differential clock to the single-ended CLK input. The use
of a transformer provides no incremental contribution
to phase noise. The LVDS or PECL to CMOS translators
provide little degradation below 70MHz, but at 140MHz will
degrade the SNR compared to the transformer solution.
The nature of the received signals also has a large bear-
ing on how much SNR degradation will be experienced.
For high crest factor signals such as WCDMA or OFDM,
where the nominal power level must be at least 6dB to
8dB below full scale, the use of these translators will have
a lesser impact.
The transformer in the example may be terminated with
the appropriate termination for the signaling in use. The
use of a transformer with a 1:4 impedance ratio may
be desirable in cases where lower voltage differential
signals are considered. The center tap may be bypassed
to ground through a capacitor close to the ADC if the
differential signals originate on a different plane. The
use of a capacitor at the input may result in peaking, and
depending on transmission line length may require a 10Ω
to 20Ω series resistor to act as both a lowpass lter for
high frequency noise that may be induced into the clock
line by neighboring digital signals, as well as a damping
mechanism for reections.
APPLICATIONS INFORMATION
CLK
1k
FERRITE
BEAD
CLEAN
SUPPLY
222876 F11
LTC2228/
LTC2227/
LTC2226
0.1μF
SINUSOIDAL
CLOCK INPUT
4.7μF
NC7SVU04
50Ω
Figure 11. Single-Ended CLK Drive
CLK
100Ω
0.1μF
4.7μF
FERRITE
BEAD
CLEAN
SUPPLY
IF LVDS USE FIN1002 OR FIN1018.
FOR PECL, USE AZ1000ELT21 OR SIMILAR
223876 F12
LTC2238/
LTC2237/
LTC2236
CLK
5pF-30pF
ETC1-1T
0.1μF
VCM
FERRITE
BEAD
DIFFERENTIAL
CLOCK
INPUT
223876 F13
LTC2238/
LTC2237/
LTC2236
Figure 13. LVDS or PECL CLK Drive Using a Transformer
Figure 12. CLK Drive Using an LVDS or PECL-to-CMOS Converter
相关PDF资料 |
PDF描述 |
|---|---|
| MAX992EKA+T | IC COMPARATOR R-R SOT23-8 |
| VE-B1X-IV-F2 | CONVERTER MOD DC/DC 5.2V 150W |
| MAX990EKA+T | IC COMPARATOR R-R SOT23-8 |
| LTC2256CUJ-14#PBF | IC ADC 14BIT 25MSPS 1.8V 40-QFN |
| VI-B1X-IV-F4 | CONVERTER MOD DC/DC 5.2V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2228CUH-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:12-Bit, 65/40/25Msps Low Power 3V ADCs |
| LTC2228CUH-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:12-Bit, 65/40/25Msps Low Power 3V ADCs |
| LTC2228IUH | 制造商:Linear Technology 功能描述:ADC Single Pipelined 65Msps 12-bit Parallel 32-Pin QFN EP |
| LTC2228IUH#PBF | 功能描述:IC ADC 12BIT 65MSPS SAMPL 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| LTC2228IUH#TR | 制造商:Linear Technology 功能描述:ADC Single Pipelined 65Msps 12-bit Parallel 32-Pin QFN EP T/R |
发布紧急采购，3分钟左右您将得到回复。