参数资料
型号: LTC2259CUJ-12#TRPBF
厂商: Linear Technology
文件页数: 14/34页
文件大小: 0K
描述: IC ADC 12BIT 80MSPS 40-QFN
产品培训模块: LTC2262 - Ultra Low Power High Speed ADCs
标准包装: 2,000
位数: 12
采样率(每秒): 80M
数据接口: 并联,串行,SPI
转换器数目: 1
功率耗散(最大): 102mW
电压电源: 单电源
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 40-WFQFN 裸露焊盘
供应商设备封装: 40-QFN(6x6)
包装: 带卷 (TR)
输入数目和类型: 1 个差分
配用: DC890B-ND - BOARD USB DATA COLLECTION
LTC2261-12
LTC2260-12/LTC2259-12
21
226112fc
For more information www.linear.com/LTC2261-12
applicaTions inForMaTion
Encode Input
The signal quality of the encode inputs strongly affects
the A/D noise performance. The encode inputs should
be treated as analog signals—do not route them next to
digital traces on the circuit board. There are two modes
of operation for the encode inputs: the differential encode
mode (Figure 10) and the single-ended encode mode
(Figure 11).
The differential encode mode is recommended for sinu-
soidal, PECL or LVDS encode inputs (Figures 12, 13). The
encode inputs are internally biased to 1.2V through 10k
equivalent resistance. The encode inputs can be taken
above VDD (up to 3.6V), and the common mode range
is from 1.1V to 1.6V. In the differential encode mode,
ENCshould stay at least 200mV above ground to avoid
falsely triggering the single-ended encode mode. For good
jitter performance ENC+ and ENCshould have fast rise
and fall times.
Thesingle-endedencodemodeshouldbeusedwithCMOS
encode inputs. To select this mode, ENCis connected
to ground and ENC+ is driven with a square wave encode
input. ENC+ can be taken above VDD (up to 3.6V) so 1.8V
to3.3VCMOSlogiclevelscanbeused.TheENC+threshold
is 0.9V. For good jitter performance ENC+ should have fast
rise and fall times.
Clock Duty Cycle Stabilizer
For good performance the encode signal should have a
50%(±5%) duty cycle. If the optional clock duty cycle
stabilizer circuit is enabled, the encode duty cycle can
vary from 30% to 70% and the duty cycle stabilizer will
maintain a constant 50% internal duty cycle. If the encode
signal changes frequency or is turned off, the duty cycle
stabilizer circuit requires one hundred clock cycles to lock
onto the input clock. The duty cycle stabilizer is enabled
by mode control register A2 (serial programming mode),
or by CS (parallel programming mode).
VDD
LTC2261-12
226112 F10
ENC
ENC+
15k
VDD
DIFFERENTIAL
COMPARATOR
30k
Figure 10. Equivalent Encode Input Circuit
for Differential Encode Mode
30k
ENC+
ENC
226112 F11
0V
1.8V TO 3.3V
LTC2261-12
CMOS LOGIC
BUFFER
Figure 11. Equivalent Encode Input Circuit
for Single-Ended Encode Mode
100
25
D1
ENC+
ENC
0.1F
T1: COILCRAFT WBC4 - 1WL
D1: AVAGO HSMS - 2822
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE
226112 F12
LTC2261-12
T1
1:4
Figure 12. Sinusoidal Encode Drive
ENC+
ENC
PECL OR
LVDS
CLOCK
0.1F
226112 F13
LTC2261-12
Figure 13. PECL or LVDS Encode Drive
相关PDF资料
PDF描述
MS3100E28-15P CONN RCPT 35POS WALL MNT W/PINS
IDT7202LA25J8 IC FIFO ASYNCH 1KX9 25NS 32PLCC
MS3102E20-16SW CONN RCPT 9POS BOX MNT W/SCKT
IDT7200L25SO IC MEM FIFO 256X9 25NS 28-SOIC
LTC2392ILX-16#PBF IC ADC 16B SER/PAR 500K 48LQFP
相关代理商/技术参数
参数描述
LTC2259CUJ-14#PBF 功能描述:IC ADC 14-BIT 80MSPS 40-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
LTC2259CUJ-14#TRPBF 功能描述:IC ADC 14BIT 80MSPS 40-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
LTC2259CUJ-14-PBF 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 125/105/80Msps Ultralow Power 1.8V ADCs
LTC2259CUJ-14-TRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 125/105/80Msps Ultralow Power 1.8V ADCs
LTC2259CUJ-16 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 80Msps Ultralow Power 1.8V ADC