- 您现在的位置：买卖IC网 > PDF目录39416 > LTC2265CUJ-12#TRPBF (LINEAR TECHNOLOGY CORP) PROPRIETARY METHOD ADC, QCC40 PDF资料下载
参数资料
| 型号： | LTC2265CUJ-12#TRPBF |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | ADC |
| 英文描述： | PROPRIETARY METHOD ADC, QCC40 |
| 封装： | 6 X 6 MM, LEAD FREE, PLASTIC, QFN-40 |
| 文件页数： | 17/34页 |
| 文件大小： | 1231K |
| 代理商： | LTC2265CUJ-12#TRPBF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
24
22654312fb
LTC2265-12/
LTC2264-12/LTC2263-12
By default the outputs are standard LVDS levels: a 3.5mA
output current and a 1.25V output common mode volt-
age. An external 100 differential termination resistor
is required for each LVDS output pair. The termination
resistors should be located as close as possible to the
LVDS receiver.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground.
Programmable LVDS Output Current
Thedefaultoutputdrivercurrentis3.5mA.Thiscurrentcan
be adjusted by control register A2 in serial programming
mode.Availablecurrentlevelsare1.75mA,2.1mA,2.5mA,
3mA, 3.5mA, 4mA and 4.5mA. In parallel programming
mode the SCK pin can select either 3.5mA or 1.75mA.
Optional LVDS Driver Internal Termination
In most cases, using just an external 100 termination
resistor will give excellent LVDS signal integrity. In addi-
tion, an optional internal 100 termination resistor can
be enabled by serially programming mode control register
A2. The internal termination helps absorb any reflections
caused by imperfect termination at the receiver. When the
internal termination is enabled, the output driver current
is doubled to maintain the same output voltage swing. In
parallel programming mode the SDO pin enables internal
termination. Internal termination should only be used with
1.75mA, 2.1mA or 2.5mA LVDS output current modes.
Table 1. Maximum Sampling Frequency for All Serialization Modes. Note That These Limits Are for the LTC2265-12. The Sampling
Frequency for the Slower Speed Grades Cannot Exceed 40MHz (LTC2264-12) or 25MHz (LTC2263-12).
SERIALIZATION MODE
MAXIMUM SAMPLING
FREQUENCY, fS (MHz)
DCO FREQUENCY
FR FREQUENCY
SERIAL DATA RATE
2-Lane
16-Bit Serialization
65
4 fS
fS
8 fS
2-Lane
14-Bit Serialization
65
3.5 fS
0.5 fS
7 fS
2-Lane
12-Bit Serialization
65
3 fS
fS
6 fS
1-Lane
16-Bit Serialization
62.5
8 fS
fS
16 fS
1-Lane
14-Bit Serialization
65
7 fS
fS
14 fS
1-Lane
12-Bit Serialization
65
6 fS
fS
12 fS
APPLICATIONS INFORMATION
DATA FORMAT
Table 2 shows the relationship between the analog input
voltage and the digital data output bits. By default the
output data format is offset binary. The 2’s complement
format can be selected by serially programming mode
control register A1.
In addition to the 12 data bits (D11 - D0), two additional
bits (DX and DY) are sent out in the 14-bit and 16-bit
serialization modes. These extra bits are to ensure com-
plete software compatibility with the 14-bit versions of
these A/Ds. During normal operation when the analog
inputs are not overranged, DX and DY are always logic 0.
Whentheanaloginputsareoverrangedpositive,DXandDY
become logic 1. When the analog inputs are overranged
negative, DX and DY become logic 0. DX and DY can also
be controlled by the digital output test pattern. See the
Timing Diagrams section for more information.
Table 2. Output Codes vs Input Voltage
AIN+ – AIN–
(2V RANGE)
D11-D0
(OFFSET BINARY)
D11-D0
(2’s COMPLEMENT)
DX, DY
>+1.000000V
+0.999512V
+0.999024V
1111 1111 1111
1111 1111 1110
0111 1111 1111
0111 1111 1110
11
00
+0.000488V
0.000000V
–0.000488V
–0.000976V
1000 0000 0001
1000 0000 0000
0111 1111 1111
0111 1111 1110
0000 0000 0001
0000 0000 0000
1111 1111 1111
1111 1111 1110
00
–0.999512V
–1.000000V
≤–1.000000V
0000 0000 0001
0000 0000 0000
1000 0000 0001
1000 0000 0000
00
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2263CUJ-12#PBF | PROPRIETARY METHOD ADC, QCC40 |
| LTC2264CUJ-12#TRPBF | PROPRIETARY METHOD ADC, QCC40 |
| LTC2263CUJ-12#TRPBF | PROPRIETARY METHOD ADC, QCC40 |
| LTC2264IUJ-12#PBF | PROPRIETARY METHOD ADC, QCC40 |
| LTC2264CUJ-12#PBF | PROPRIETARY METHOD ADC, QCC40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2265CUJ-14 | 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 65Msps/40Msps/25Msps Low Power Dual ADCs |
| LTC2265CUJ-14#PBF | 功能描述:IC ADC 14BIT SER/PAR 65M 40-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| LTC2265CUJ-14#TRPBF | 功能描述:IC ADC 14BIT SER/PAR 65M 40-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| LTC2265CUJ-14PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 65Msps/40Msps/25Msps Low Power Dual ADCs |
| LTC2265CUJ-14TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 65Msps/40Msps/25Msps Low Power Dual ADCs |
发布紧急采购，3分钟左右您将得到回复。