- 您现在的位置：买卖IC网 > PDF目录2005 > LTC2282CUP#PBF (Linear Technology)IC ADC DUAL 12BIT 105MSPS 64-QFN PDF资料下载
参数资料
| 型号： | LTC2282CUP#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 4/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 105MSPS 64-QFN |
| 标准包装： | 40 |
| 位数： | 12 |
| 采样率（每秒）： | 105M |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 630mW |
| 电压电源： | 单电源 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输入数目和类型： | 2 个单端，双极; 2 个差分, 双极 |
| 产品目录页面： | 1349 (CN2011-ZH PDF) |
LTC2282
12
2282fb
APPLICATIONS INFORMATION
analog inputs can be driven single-ended with slightly
worse harmonic distortion. The CLK input is single-ended.
The LTC2282 has two phases of operation, determined by
the state of the CLK input pin.
Each pipelined stage shown in Figure 1 contains an ADC,
a reconstruction DAC and an interstage residue amplier.
In operation, the ADC quantizes the input to the stage and
the quantized value is subtracted from the input by the
DAC to produce a residue. The residue is amplied and
output by the residue amplier. Successive stages operate
out of phase so that when the odd stages are outputting
their residue, the even stages are acquiring that residue
and vice versa.
When CLK is low, the analog input is sampled differentially
directly onto the input sample-and-hold capacitors, inside
the “Input S/H” shown in the Functional Block Diagram.
At the instant that CLK transitions from low to high, the
sampled input is held. While CLK is high, the held input
voltage is buffered by the S/H amplier which drives the
rst pipelined ADC stage. The rst stage acquires the
output of the S/H during this high phase of CLK. When
CLK goes back low, the rst stage produces its residue
which is acquired by the second stage. At the same
time, the input S/H goes back to acquiring the analog
input. When CLK goes back high, the second stage pro-
duces its residue which is acquired by the third stage.
An identical process is repeated for the third, fourth and
fth stages, resulting in a fth stage residue that is sent
to the sixth stage ADC for nal evaluation.
Each ADC stage following the rst has additional range to
accommodate ash and amplier offset errors. Results
from all of the ADC stages are digitally synchronized such
that the results can be properly combined in the correction
logic before being sent to the output buffer.
SAMPLE/HOLD OPERATION AND INPUT DRIVE
Sample/Hold Operation
Figure 2 shows an equivalent circuit for the LTC2282 CMOS
differential sample-and-hold. The analog inputs are con-
nectedtothesamplingcapacitors(CSAMPLE)throughNMOS
transistors. The capacitors shown attached to each input
(CPARASITIC) are the summation of all other capacitance
associated with each input.
During the sample phase when CLK is low, the transistors
connect the analog inputs to the sampling capacitors and
they charge to and track the differential input voltage. When
CLK transitions from low to high, the sampled input voltage
is held on the sampling capacitors. During the hold phase
when CLK is high, the sampling capacitors are disconnected
from the input and the held voltage is passed to the ADC
core for processing. As CLK transitions from high to low,
the inputs are reconnected to the sampling capacitors to
VDD
15Ω
CPARASITIC
1pF
CPARASITIC
1pF
CSAMPLE
4pF
CSAMPLE
4pF
LTC2282
AIN
+
AIN
–
CLK
2282 F02
Figure 2. Equivalent Input Circuit
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2284CUP#PBF | IC ADC DUAL 14BIT 105MSPS 64-QFN |
| LTC2285CUP#PBF | IC ADC DUAL 14BIT 125MSPS 64QFN |
| LTC2289IUP#PBF | IC ADC DUAL 10BIT 80MSPS 64QFN |
| LTC2290IUP#TRPBF | IC ADC DUAL 12BIT 10MSPS 64QFN |
| LTC2298IUP#PBF | IC ADC DUAL 14BIT 65MSPS 64QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2282CUP-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 105Msps Low Power 3V ADC |
| LTC2282CUP-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 105Msps Low Power 3V ADC |
| LTC2282IUP | 制造商:Linear Technology 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel 64-Pin QFN EP |
| LTC2282IUP#PBF | 功能描述:IC ADC DUAL 12BIT 105MSPS 64-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| LTC2282IUP#TRPBF | 功能描述:IC ADC DUAL 12BIT 105MSPS 64-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。