- 您现在的位置：买卖IC网 > PDF目录10653 > LTC2282IUP#PBF (Linear Technology)IC ADC DUAL 12BIT 105MSPS 64-QFN PDF资料下载
参数资料
| 型号： | LTC2282IUP#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 105MSPS 64-QFN |
| 标准包装： | 40 |
| 位数： | 12 |
| 采样率（每秒）： | 105M |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 630mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输入数目和类型： | 2 个单端，双极; 2 个差分, 双极 |
| 产品目录页面： | 1349 (CN2011-ZH PDF) |
LTC2282
17
2282fb
APPLICATIONS INFORMATION
signals on small valued capacitors. Junction leakage will
discharge the capacitors. The specied minimum operat-
ing frequency for the LTC2282 is 1Msps.
Clock Duty Cycle Stabilizer
An optional clock duty cycle stabilizer circuit ensures
high performance even if the input clock has a non
50% duty cycle. Using the clock duty cycle stabilizer is
recommended for most applications. To use the clock
duty cycle stabilizer, the MODE pin should be connected
to 1/3VDD or 2/3VDD using external resistors.
This circuit uses the rising edge of the CLK pin to sample
the analog input. The falling edge of CLK is ignored and
the internal falling edge is generated by a phase-locked
loop. The input clock duty cycle can vary from 40% to
60% and the clock duty cycle stabilizer will maintain a
constant 50% internal duty cycle. If the clock is turned off
for a long period of time, the duty cycle stabilizer circuit
will require a hundred clock cycles for the PLL to lock
onto the input clock.
For applications where the sample rate needs to be changed
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken to
make the sampling clock have a 50% (±5%) duty cycle.
DIGITAL OUTPUTS
Table 1 shows the relationship between the analog input
voltage, the digital data bits and the overow bit.
Digital Output Buffers
Figure 14 shows an equivalent circuit for a single out-
put buffer. Each buffer is powered by OVDD and OGND,
isolated from the ADC power and ground. The additional
N-channel transistor in the output driver allows opera-
tion down to low voltages. The internal resistor in series
with the output makes the output appear as 50Ω to ex-
ternal circuitry and may eliminate the need for external
damping resistors.
As with all high speed/high resolution converters, the
digital output loading can affect the performance. The
digital outputs of the LTC2282 should drive a minimal
capacitive load to avoid possible interaction between the
digital outputs and sensitive input circuitry. For full speed
operation the capacitive load should be kept under 10pF.
Lower OVDD voltages will also help reduce interference
from the digital outputs.
Data Format
Using the MODE pin, the LTC2282 parallel digital output
can be selected for offset binary or 2’s complement for-
mat. Connecting MODE to GND or 1/3VDD selects offset
binary output format. Connecting MODE to 2/3VDD or
VDD selects 2’s complement output format. An external
resistor divider can be used to set the 1/3VDD or 2/3VDD
logic values. Table 2 shows the logic states for the
MODE pin.
Table 1. Output Codes vs Input Voltage
AIN+ – AIN–
(2V Range)
OF
D11 – D0
(Offset Binary)
D11 – D0
(2’s Complement)
>+1.000000V
+0.999512V
+0.999024V
1
0
1111 1111 1111
1111 1111 1110
0111 1111 1111
0111 1111 1110
+0.000488V
0.000000V
–0.000488V
–0.000976V
0
1000 0000 0001
1000 0000 0000
0111 1111 1111
0111 1111 1110
0000 0000 0001
0000 0000 0000
1111 1111 1111
1111 1111 1110
–0.999512V
–1.000000V
<–1.000000V
0
1
0000 0000 0001
0000 0000 0000
1000 0000 0001
1000 0000 0000
LTC2282
2282 F14
OVDD
VDD
0.1μF
43Ω
TYPICAL
DATA
OUTPUT
OGND
OVDD
0.5V
TO 3.6V
PREDRIVER
LOGIC
DATA
FROM
LATCH
OE
Figure 14. Digital Output Buffer
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B14-MX-F1 | CONVERTER MOD DC/DC 48V 75W |
| VE-B14-MW | CONVERTER MOD DC/DC 48V 100W |
| AD9252ABCPZ-50 | IC ADC 14BIT SRL 50MSPS 64LFCSP |
| MAX485CUA+ | IC TXRX RS485/RS422 8-UMAX |
| LTC2299CUP#PBF | IC ADC DUAL 14BIT 80MSPS 64QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2282IUP-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 105Msps Low Power 3V ADC |
| LTC2282IUP-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 105Msps Low Power 3V ADC |
| LTC2282UP | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 105Msps Low Power 3V ADC |
| LTC2283 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
| LTC2283CUP | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
发布紧急采购，3分钟左右您将得到回复。