参数资料
型号: LTC2299CUP#TRPBF
厂商: Linear Technology
文件页数: 8/24页
文件大小: 0K
描述: IC ADC DUAL 14BIT 80MSPS 64QFN
标准包装: 2,000
位数: 14
采样率(每秒): 80M
数据接口: 并联
转换器数目: 2
功率耗散(最大): 516mW
电压电源: 单电源
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 64-WFQFN 裸露焊盘
供应商设备封装: 64-QFN(9x9)
包装: 带卷 (TR)
输入数目和类型: 2 个单端,双极; 2 个差分, 双极
LTC2299
2299fa
16
CLK
5pF-30pF
ETC1-1T
0.1
F
VCM
FERRITE
BEAD
DIFFERENTIAL
CLOCK
INPUT
2299 F13
LTC2299
CLK
100
0.1
F
4.7
F
FERRITE
BEAD
CLEAN
SUPPLY
IF LVDS USE FIN1002 OR FIN1018.
FOR PECL, USE AZ1000ELT21 OR SIMILAR
2299 F12
LTC2299
APPLICATIO S I FOR ATIO
WU
UU
The noise performance of the LTC2299 can depend on the
clock signal quality as much as on the analog input. Any
noise present on the clock signal will result in additional
aperture jitter that will be RMS summed with the inherent
ADC aperture jitter.
In applications where jitter is critical, such as when digitiz-
ing high input frequencies, use as large an amplitude as
possible. Also, if the ADC is clocked with a sinusoidal
signal, filter the CLK signal to reduce wideband noise and
distortion products generated by the source.
It is recommended that CLKA and CLKB are shorted
together and driven by the same clock source. If a small
time delay is desired between when the two channels
sample the analog inputs, CLKA and CLKB can be driven
by two different signals. If this delay exceeds 1ns, the
performance of the part may degrade. CLKA and CLKB
should not be driven by asynchronous signals.
Figures 12 and 13 show alternatives for converting a
differential clock to the single-ended CLK input. The use of
a transformer provides no incremental contribution to
phase noise. The LVDS or PECL to CMOS translators
provide little degradation below 70MHz, but at 140MHz
will degrade the SNR compared to the transformer solu-
tion. The nature of the received signals also has a large
bearing on how much SNR degradation will be experi-
enced. For high crest factor signals such as WCDMA or
OFDM, where the nominal power level must be at least 6dB
to 8dB below full scale, the use of these translators will
have a lesser impact.
Figure 11. Sinusoidal Single-Ended CLK Drive
CLK
50
0.1
F
0.1
F
4.7
F
1k
FERRITE
BEAD
CLEAN
SUPPLY
SINUSOIDAL
CLOCK
INPUT
2299 F11
NC7SVU04
LTC2299
Figure 13. LVDS or PECL CLK Drive Using a Transformer
Figure 12. CLK Drive Using an LVDS or PECL to CMOS Converter
The transformer in the example may be terminated with
the appropriate termination for the signaling in use. The
use of a transformer with a 1:4 impedance ratio may be
desirable in cases where lower voltage differential signals
are considered. The center tap may be bypassed to ground
through a capacitor close to the ADC if the differential
signals originate on a different plane. The use of a capaci-
tor at the input may result in peaking, and depending on
transmission line length may require a 10
to 20 ohm
series resistor to act as both a low pass filter for high
frequency noise that may be induced into the clock line by
neighboring digital signals, as well as a damping mecha-
nism for reflections.
相关PDF资料
PDF描述
LT1341CG#PBF IC TXRX 5V RS232 W/SHTDWN 28SSOP
LTC2222IUK#TRPBF IC ADC 12BIT 105MSPS SAMPL 48QFN
MS3108E18-12P CONN PLUG 6POS RT ANG W/PINS
VI-26P-MX-F2 CONVERTER MOD DC/DC 13.8V 75W
LT1330CG#PBF IC TXRX 5V RS232 W/3VLOGC 28SSOP
相关代理商/技术参数
参数描述
LTC2299IUP 制造商:Linear Technology 功能描述:ADC Dual Pipelined 80Msps 14-bit Parallel 64-Pin QFN EP
LTC2299IUP#PBF 功能描述:IC ADC DUAL 14BIT 80MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
LTC2299IUP#PBF 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC
LTC2299IUP#TRPBF 功能描述:IC ADC DUAL 14BIT 80MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
LTC2299UP 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 80Msps Low Power 3V ADC