- 您现在的位置：买卖IC网 > PDF目录39417 > LTC2351CUH-12#TR (LINEAR TECHNOLOGY CORP) 6-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC32 PDF资料下载
参数资料
| 型号： | LTC2351CUH-12#TR |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | ADC |
| 英文描述： | 6-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC32 |
| 封装： | 5 X 5 MM, PLASTIC, MO-220WHHD, QFN-32 |
| 文件页数： | 8/20页 |
| 文件大小： | 273K |
| 代理商： | LTC2351CUH-12#TR |
16
LTC2351-12
235112f
APPLICATIO S I FOR ATIO
WU
UU
POWER-DOWN MODES
Upon power-up, the LTC2351-12 is initialized to the
active state and is ready for conversion. The Nap and Sleep
mode waveforms show the power down modes for the
LTC2351-12. The SCK and CONV inputs control the power
down modes (see Timing Diagrams). Two rising edges at
CONV, without any intervening rising edges at SCK, put
the LTC2351-12 in Nap mode and the power consumption
drops from 16.5mW to 4.5mW. The internal reference
remains powered in Nap mode. One or more rising edges
at SCK wake up the LTC2351-12 very quickly and CONV
can start an accurate conversion within a clock cycle. Four
rising edges at CONV, without any intervening rising
edges at SCK, put the LTC2351-12 in Sleep mode and the
power consumption drops from 16.5mW to 12
W. One or
more rising edges at SCK wake up the LTC2351-12 for
operation. The internal reference (VREF ) takes 2ms to slew
and settle with a 10
F load. Using sleep mode more
frequently compromises the accuracy of the output data.
Note that for slower conversion rates, the Nap and Sleep
modes can be used for substantial reductions in power
consumption.
DIGITAL INTERFACE
The LTC2351-12 has a 3-wire SPI (Serial Peripheral Inter-
face) interface. The SCK and CONV inputs and SDO output
implement this interface. The SCK and CONV inputs
accept swings from 3V logic and are TTL compatible, if the
logic swing does not exceed VDD. A detailed description of
the three serial port signals follows:
Conversion Start Input (CONV)
The rising edge of CONV starts a conversion, but subse-
quent rising edges at CONV are ignored by the LTC2351-12
until the following 96 SCK rising edges have occurred. The
duty cycle of CONV can be arbitrarily chosen to be used as
a frame sync signal for the processor serial port. A simple
approach to generate CONV is to create a pulse that is one
SCK wide to drive the LTC2351-12 and then buffer this
signal to drive the frame sync input of the processor
serial port. It is good practice to drive the LTC2351-12
CONV input first to avoid digital noise interference during
the sample-to-hold transition triggered by CONV at the
start of conversion. It is also good practice to keep the
width of the low portion of the CONV signal greater than
15ns to avoid introducing glitches in the front end of the
ADC just before the sample-and-hold goes into Hold mode
at the rising edge of CONV.
Minimizing Jitter on the CONV Input
In high speed applications where high amplitude sine
waves above 100kHz are sampled, the CONV signal must
have as little jitter as possible (10ps or less). The square
wave output of a common crystal clock module usually
meets this requirement. The challenge is to generate a
CONV signal from this crystal clock without jitter corrup-
tion from other digital circuits in the system. A clock
divider and any gates in the signal path from the crystal
clock to the CONV input should not share the same
integrated circuit with other parts of the system. The SCK
and CONV inputs should be driven first, with digital buffers
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2351CUH-12 | 6-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC32 |
| LTC2351IUH-12#TR | 6-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC32 |
| LTC2355CMSE-12#TR | 1-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO10 |
| LTC2355IMSE-12#TR | 1-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO10 |
| LTC2355IMSE-14#TR | 1-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO10 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2351CUH-14#PBF | 功能描述:IC ADC 14BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| LTC2351CUH-14#TRPBF | 功能描述:IC ADC 14BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| LTC2351HUH-12#PBF | 功能描述:IC ADC 12BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| LTC2351HUH-12#TRPBF | 功能描述:IC ADC 12BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| LTC2351HUH-14#PBF | 功能描述:IC ADC 14BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
发布紧急采购，3分钟左右您将得到回复。