- 您现在的位置：买卖IC网 > PDF目录10581 > LTC2452IDDB#TRMPBF (Linear Technology)IC ADC 16BIT DELTA SIG 8-DFN PDF资料下载
参数资料
| 型号： | LTC2452IDDB#TRMPBF |
| 厂商： | Linear Technology |
| 文件页数： | 20/22页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT DELTA SIG 8-DFN |
| 产品培训模块： | LTC2460 and LTC2450 Delta Sigma ADC Families |
| 标准包装： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 60 |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 2.4mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-DFN（3x2） |
| 包装： | 标准包装 |
| 输入数目和类型： | 1 个差分，双极 |
| 产品目录页面： | 1348 (CN2011-ZH PDF) |
| 其它名称： | LTC2452IDDB#TRMPBFDKR |
LTC2452
7
2452fd
For more information www.linear.com/LTC2452
applicaTions inForMaTion
Figure 2. LTC2452 State Transition Diagram
of data appears at the SDO pin following each falling edge
detected at the SCK input pin and appears from MSB to
LSB. The user can reliably latch this data on every rising
edge of the external serial clock signal driving the SCK
pin (see Figure 3).
The DATA OUTPUT state concludes in one of two different
ways.First,theDATAOUTPUTstateoperationiscompleted
once all 16 data bits have been shifted out and the clock
then goes low. This corresponds to the 16th falling edge
of SCK. Second, the DATA OUTPUT state can be aborted
at any time by a LOW-to-HIGH transition on the CS input.
Following either one of these two actions, the LTC2452 will
entertheCONVERTstateandinitiateanewconversioncycle.
Power-Up Sequence
When the power supply voltage (VCC) applied to the con-
verter is below approximately 2.1V, the ADC performs a
power-on reset. This feature guarantees the integrity of
the conversion result.
When VCC rises above this critical threshold, the converter
generates an internal power-on reset (POR) signal for
approximately 0.5ms. The POR signal clears all internal
registers. Following the POR signal, the LTC2452 starts a
conversioncycleandfollowsthesuccessionofstatesshown
in Figure 2. The first conversion result following POR is
accurate within the specifications of the device if the power
supply voltage VCC is restored within the operating range
(2.7V to 5.5V) before the end of the POR time interval.
Ease of Use
The LTC2452 data output has no latency, filter settling
delay or redundant results associated with the conversion
cycle. There is a one-to-one correspondence between the
conversion and the output data. Therefore, multiplexing
multiple analog input voltages requires no special actions.
The LTC2452 performs offset calibrations every conver-
sion. This calibration is transparent to the user and has
no effect upon the cyclic operation described previously.
The advantage of continuous calibration is stability of the
ADC performance with respect to time and temperature.
TheLTC2452includesaproprietaryinputsamplingscheme
that reduces the average input current by several orders
DATA OUTPUT
SLEEP
CONVERT
POWER-ON RESET
YES
2452 F02
16TH FALLING
EDGE OF SCK
OR
CS = HIGH?
SCK = LOW
AND
CS = LOW?
NO
YES
NO
started, this operation can not be aborted except by a low
power supply condition (VCC < 2.1V) which generates an
internal power-on reset signal.
After the completion of a conversion, the LTC2452 enters
the SLEEP state and remains there until both the chip
select and serial clock inputs are low (CS = SCK = LOW).
Followingthiscondition,theADCtransitionsintotheDATA
OUTPUT state.
While in the SLEEP state, whenever the chip select input
is pulled high (CS = HIGH), the LTC2452’s power supply
currentisreducedtolessthan200nA.Whenthechipselect
input is pulled low (CS = LOW), and SCK is maintained at a
HIGHlogiclevel,theLTC2452willreturntoanormalpower
consumption level. During the SLEEP state, the result of
the last conversion is held indefinitely in a static register.
Upon entering the DATA OUTPUT state, SDO outputs the
sign (D15) of the conversion result. During this state,
the ADC shifts the conversion result serially through the
SDO output pin under the control of the SCK input pin.
There is no latency in generating this data and the result
corresponds to the last completed conversion. A new bit
相关PDF资料 |
PDF描述 |
|---|---|
| MAX9517ATC+ | IC STD-DEF VID FILT AMP12TQFN-EP |
| SP3243EBCR-L | IC TXRX RS232 INTELLIGENT 32QFN |
| MAX9524ATC+ | IC STD-DEF VID FILT AMP12TQFN-EP |
| MS3102R18-12S | CONN RCPT 6POS BOX MNT W/SCKT |
| SP3225EEY-L | IC TXRX RS232 ESD SD 20TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2452ITS8#PBF | 制造商:Linear Technology 功能描述:Bulk |
| LTC2452ITS8#TRMPBF | 功能描述:IC ADC 16BIT DELTA SIG TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| LTC2452ITS8#TRPBF | 功能描述:IC ADC 16BIT DELTA SIG TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| LTC2453CDDB#PBF | 制造商:Linear Technology 功能描述:Single ADC Delta-Sigma 60sps 16-bit Serial 8-Pin DFN EP |
| LTC2453CDDB#TRMPBF | 功能描述:IC ADC 16BIT DELTA SIG 8-DFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 位数:10 采样率（每秒）:357k 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 功率耗散（最大）:830µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:剪切带 (CT) 输入数目和类型:2 个单端，单极；2 个单端，双极；1 个差分，单极；1 个差分，双极 产品目录页面:1396 (CN2011-ZH PDF) 其它名称:MAX1395ETB+TCT |
发布紧急采购，3分钟左右您将得到回复。