- 您现在的位置：买卖IC网 > PDF目录39423 > LTC2631CTS8-HZ12#TRMPBF (LINEAR TECHNOLOGY CORP) SERIAL INPUT LOADING, 4.6 us SETTLING TIME, 12-BIT DAC, PDSO8 PDF资料下载
参数资料
| 型号： | LTC2631CTS8-HZ12#TRMPBF |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 4.6 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| 封装： | LEAD FREE, PLASTIC, MO-193, TSOT-23, 8 PIN |
| 文件页数： | 14/28页 |
| 文件大小： | 349K |
| 代理商： | LTC2631CTS8-HZ12#TRMPBF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2631
21
2631fa
OPERATION
The LTC2631 is a family of single voltage output DACs in
8-lead ThinSOT packages. Each DAC can operate rail-to-rail
using an external reference, or with its full-scale voltage
set by an integrated reference. Twelve combinations of
accuracy (12-, 10-, and 8-bit), power-on reset value (zero
or midscale), and full-scale voltage (2.5V or 4.096V) are
available. The LTC2631 is controlled using a 2-wire I2C
interface.
Power-On Reset
The LTC2631-HZ/LTC2631-LZ clear the output to zero scale
when power is rst applied, making system initialization
consistent and repeatable.
For some applications, downstream circuits are active
during DAC power-up, and may be sensitive to nonzero
outputs from the DAC during this time. The LTC2631
contains circuitry to reduce the power-on glitch: the
analog output typically rises less than 5mV above zero
scale during power on if the power supply is ramped
to 5V in 1ms or more. In general, the glitch amplitude
decreases as the power supply ramp time is increased.
See “Power-On Reset Glitch” in the Typical Performance
Characteristics section.
The LTC2631-HM/LTC2631-LM provide an alternative
reset, setting the output to midscale when power is rst
applied.
Default reference mode selection is described in the Ref-
erence Modes section.
Power Supply Sequencing
The voltage at REF (Pin 6) should be kept within the range
– 0.3V ≤ VREF ≤ VCC + 0.3V (see Absolute Maximum Rat-
ings). Particular care should be taken to observe these
limits during power supply turn-on and turn-off sequences,
when the voltage at VCC (Pin 5) is in transition.
Transfer Function
The digital-to-analog transfer function is
V
OUT(IDEAL) =
k
2
N
V
REF
where k is the decimal equivalent of the binary DAC input
code, N is the resolution, and VREF is either 2.5V (LTC2631-
LM/LTC2631-LZ) or 4.096V (LTC2631-HM/LTC2631-HZ)
when in Internal Reference mode, and the voltage at REF
(Pin 6) when in External Reference mode.
I2C Serial Interface
The LTC2631 communicates with a host using the stan-
dard 2-wire I2C interface. The Timing Diagrams (Figures 1
and 2) show the timing relationship of the signals on the
bus. The two bus lines, SDA and SCL, must be high when
the bus is not in use. External pull-up resistors or current
sources are required on these lines. The value of these
pull-up resistors is dependent on the power supply and
can be obtained from the I2C specications. For an I2C
bus operating in the fast mode, an active pull-up will be
necessary if the bus capacitance is greater than 200pF.
The LTC2631 is a receive-only (slave) device. The master
can write to the LTC2631. The LTC2631 does not respond
to a read from the master.
START (S) and STOP (P) Conditions
When the bus is not in use, both SCL and SDA must be
high. A bus master signals the beginning of a communi-
cation to a slave device by transmitting a START condition.
A START condition is generated by transitioning SDA from
high to low while SCL is high.
When the master has nished communicating with the
slave, it issues a STOP condition. A STOP condition is
generated by transitioning SDA from low to high while
SCL is high. The bus is then free for communication with
another I2C device.
Acknowledge
The Acknowledge signal is used for handshaking between
the master and the slave. An Acknowledge (active LOW)
generated by the slave lets the master know that the latest
byte of information was properly received. The Acknowl-
edge related clock pulse is generated by the master. The
master releases the SDA line (HIGH) during the Acknowl-
edge clock pulse. The slave-receiver must pull down the
SDA bus line during the Acknowledge clock pulse so that
it remains a stable LOW during the HIGH period of this
clock pulse. The LTC2631 responds to a write by a master
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2631ITS8-LM10#TRMPBF | SERIAL INPUT LOADING, 3.8 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| LTC2631HTS8-LM8#TRPBF | SERIAL INPUT LOADING, 3.2 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| LTC2631HTS8-LZ8#TRMPBF | SERIAL INPUT LOADING, 3.2 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| LTC2631ACTS8-LM12#TRMPBF | SERIAL INPUT LOADING, 4.1 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| LTC2631CTS8-LZ10#TRPBF | SERIAL INPUT LOADING, 3.8 us SETTLING TIME, 10-BIT DAC, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2631CTS8-HZ8#TRMPBF | 功能描述:IC DAC 8BIT VOUT TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 设计资源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 标准包装:10,000 系列:- 设置时间:- 位数:12 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SOT-23-8 薄型，TSOT-23-8 供应商设备封装:TSOT-23-8 包装:带卷 (TR) 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:2.7M |
| LTC2631CTS8-HZ8#TRPBF | 功能描述:IC DAC 8BIT VOUT TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 设计资源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 标准包装:10,000 系列:- 设置时间:- 位数:12 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SOT-23-8 薄型，TSOT-23-8 供应商设备封装:TSOT-23-8 包装:带卷 (TR) 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:2.7M |
| LTC2631CTS8-LM10#TRMPBF | 功能描述:IC DAC 10BIT VOUT TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:58 系列:- 设置时间:6µs 位数:8 数据接口:并联 转换器数目:4 电压电源:双 ± 功率耗散（最大）:640mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-SSOP（0.209"，5.30mm 宽） 供应商设备封装:24-SSOP 包装:管件 输出数目和类型:4 电压，单极；4 电压，双极 采样率（每秒）:* |
| LTC2631CTS8-LM10#TRPBF | 功能描述:IC DAC 10BIT VOUT TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 设计资源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 标准包装:10,000 系列:- 设置时间:- 位数:12 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SOT-23-8 薄型，TSOT-23-8 供应商设备封装:TSOT-23-8 包装:带卷 (TR) 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:2.7M |
| LTC2631CTS8-LM12#TRMPBF | 功能描述:IC DAC 12BIT VOUT TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:58 系列:- 设置时间:6µs 位数:8 数据接口:并联 转换器数目:4 电压电源:双 ± 功率耗散（最大）:640mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-SSOP（0.209"，5.30mm 宽） 供应商设备封装:24-SSOP 包装:管件 输出数目和类型:4 电压，单极；4 电压，双极 采样率（每秒）:* |
发布紧急采购，3分钟左右您将得到回复。