参数资料
| 型号： | LTC2758BILX#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 23/24页 |
| 文件大小： | 0K |
| 描述： | IC DAC 18BIT SPI/SRL 48-LQFP |
| 标准包装： | 250 |
| 系列： | SoftSpan™ |
| 设置时间： | 2.1µs |
| 位数： | 18 |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 管件 |
| 输出数目和类型： | 2 电流，单极；4 电流，双极 |
| 配用： | DC1684A-A-ND - BOARD DAC LTC2758 |
LTC2758
8
2758fa
For more information www.linear.com/LTC2758
PIN FUNCTIONS
REFA (Pins 1, 2): Feedback Resistor for the DAC A Refer-
ence Inverting Amplifier, and Reference Input for DAC A.
The 20k feedback resistor is connected internally from
REFA to RCOMA. For normal operation tie this pin to the
output of the DAC A reference inverting amplifier (see
Typical Application). Typically –5V; accepts up to ±15V.
Pins 1 and 2 are internally shorted together.
RCOMA (Pin 3): Virtual Ground Point for the DAC A Ref-
erence Amplifier Inverting Resistors. The 20k reference
inverting resistors are connected internally from RINA to
RCOMA and from RCOMA to REFA, respectively (see Block
Diagram). For normal operation tie RCOMA to the negative
input of the external reference inverting amplifier (see
Typical Application).
GEADJA (Pin 4): Gain Adjust Pin for DAC A. This control pin
canbeusedtonullgainerrorortocompensateforreference
errors. The gain change expressed in LSB is the same for
anyoutputrange.SeeSystemOffsetandGainAdjustments
in the Operation section. Tie to ground if not used.
RINA (Pins 5, 6): Input Resistor for the DAC A External
Reference Inverting Amplifier. The 20k input resistor is
connected internally from RINA to RCOMA. For normal op-
eration tie RINA to the external positive reference voltage
(seeTypicalApplication).Eitherorbothoftheseprecision-
matched resistor sets (each set comprising RINX, RCOMX
and REFX) may be used to invert positive references to
provide the negative voltages needed by the DACs. Typi-
cally 5V; accepts up to ±15V. Pins 5 and 6 are internally
shorted together.
GND (Pins 7, 10, 15, 17, 18, 27, 30): Ground; tie to
ground.
IOUT2AS, IOUT2AF (Pins 8, 9): DAC A Current Output
Complement Sense and Force Pins. Tie to ground via a
clean, low-impedance path. These pins may be used with
a precision ground buffer amp as a Kelvin sensing pair
(see the Applications Information section).
CS/LD (Pin 11): Synchronous Chip Select and Load Input
Pin.
SDI (Pin 12): Serial Data Input. Data is clocked in on the
rising edge of the serial clock (SCK) when CS/LD is low.
SCK (Pin 13): Serial Clock Input.
SRO (Pin 14): Serial Readback Output. Data is clocked out
on the falling edge of SCK. Readback data begins clocking
out after the last address bit A0 is clocked in. SRO is an
active output only when the chip is selected (i.e., when
CS/LD is low). Otherwise SRO presents a high-impedance
output in order to allow other parts to control the bus.
VDD(Pin16):PositiveSupplyInput;2.7V≤VDD≤5.5V.By-
pass with a 0.1μF low-ESR ceramic capacitor to ground.
CLR (Pin 19): Asynchronous Clear Input. When this pin is
low, all DAC registers (both code and span) are cleared to
zero. All DAC outputs are cleared to zero volts.
RFLAG (Pin 20): Reset Flag Output. An active low output
is asserted when there is a power-on reset or a clear event.
Returns high when an Update command is executed.
DNC (Pin 21): Do Not Connect.
M-SPAN (Pin 22): Manual Span Control Pin. M-SPAN is
used in conjunction with pins S2, S1 and S0 (Pins 25, 24
and 23) to configure all DACs for operation in a single,
fixed output range.
To configure the part for manual-span use, tie M-SPAN
directly to VDD. The DAC output range is then set via
hardware pin strapping of pins S2, S1 and S0 (rather than
through the SPI port); and Write and Update commands
have no effect on the active output span.
ToconfigurethepartforSoftSpanuse,tieM-SPANdirectly
to GND. The output ranges are then individually control-
lable through the SPI port; and pins S2, S1 and S0 have
no effect.
SeeManualSpanConfigurationintheOperationsection.M-
SPAN must be connected either directly to GND (SoftSpan
configuration) or to VDD (manual-span configuration).
S0 (Pin 23): Span Bit 0 Input. In Manual Span mode (M-
SPAN tied to VDD), Pins S0, S1 and S2 are pin-strapped
to select a single fixed output range for all DACs. These
pins should be tied to either GND or VDD even if they are
unused.
S1 (Pin 24): Span Bit 1 Input. In Manual Span mode (M-
SPAN tied to VDD), Pins S0, S1 and S2 are pin-strapped to
select a single fixed output range for all DACs. These pins
shouldbetiedtoeitherGNDorVDDeveniftheyareunused.
相关PDF资料 |
PDF描述 |
|---|---|
| AD569JPZ-REEL | IC DAC 16BIT MONO NON-LIN 28PLCC |
| VE-BND-MU-S | CONVERTER MOD DC/DC 85V 200W |
| VE-JW0-MZ-B1 | CONVERTER MOD DC/DC 5V 25W |
| VE-J1F-MZ-B1 | CONVERTER MOD DC/DC 72V 25W |
| VE-J14-MZ-B1 | CONVERTER MOD DC/DC 48V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC28 | 制造商:3M Electronic Products Division 功能描述:28 way professional IC test clip,0.6in |
| LTC2801CDE | 制造商:Linear Technology 功能描述:Single Transmitter/Receiver RS-232 12-Pin DFN EP |
| LTC2801CDE#PBF | 功能描述:IC TXRX RS232 12-DFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:27 系列:- 类型:收发器 驱动器/接收器数:3/3 规程:RS232，RS485 电源电压:4.75 V ~ 5.25 V 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC 包装:管件 |
| LTC2801CDE#TRPBF | 功能描述:IC TXRX RS232 12-DFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:121 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422，RS485 电源电压:3 V ~ 3.6 V 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-DFN（3x3） 包装:管件 |
| LTC2801IDE | 制造商:Linear Technology 功能描述:Single Transmitter/Receiver RS-232 12-Pin DFN EP |
发布紧急采购，3分钟左右您将得到回复。