- 您现在的位置：买卖IC网 > PDF目录13998 > LTC3545EUD-1#TRPBF (Linear Technology)IC REG BUCK SYNC ADJ 0.8A 16QFN PDF资料下载
参数资料
| 型号： | LTC3545EUD-1#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 14/20页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 0.8A 16QFN |
| 标准包装： | 2,500 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 3 |
| 输出电压： | 0.6 V ~ 5.5 V |
| 输入电压： | 2.25 V ~ 5.5 V |
| PWM 型： | 电流模式，混合 |
| 频率 - 开关： | 2.25MHz |
| 电流 - 输出： | 800mA |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-WFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 16-QFN-EP（3x3） |
LTC3545/LTC3545-1
APPLICATIONS INFORMATION
1. The quiescent current is due to two components: the
DC bias current as given in the electrical characteristics
and the internal main switch and synchronous switch
gate charge currents. The gate charge current results
from switching the gate capacitance of the internal power
MOSFET switches. Each time the gate is switched from
high to low to high again, a packet of charge, dQ, moves
from PV IN to ground. The resulting dQ/dt is the current out
of PV IN that is typically larger than the DC bias current and
proportional to frequency. Both the DC bias and gate charge
losses are proportional to PV IN and thus their effects will
be more pronounced at higher supply voltages.
2. I 2 R losses are calculated from the resistances of the
internal switches, R SW , and external inductor R L . In con-
tinuous mode, the average output current ?owing through
inductor L is “chopped” between the main switch and the
synchronous switch. Thus, the series resistance looking
into the SW pin is a function of both top and bottom
MOSFET R DS(ON) and the duty cycle (DC) as follows:
R SW = (R DS(ON)TOP )(DC) + (R DS(ON)BOT )(1 – DC)
The R DS(ON) for both the top and bottom MOSFETs can
be obtained from the Typical Performance Characteristics
curves. Thus, to obtain I 2 R losses, simply add R SW to
R L and multiply the result by the square of the average
output current.
Other losses when in switching operation, including C IN
and C OUT ESR dissipative losses and inductor core losses,
generally account for less than 2% total additional loss.
Thermal Considerations
The LTC3545/LTC3545-1 requires the package backplane
metal to be well soldered to the PC board. This gives the
QFN package exceptional thermal properties, making
it dif?cult in normal operation to exceed the maximum
junction temperature of the part. In most applications the
LTC3545/LTC3545-1 do not dissipate much heat due to
their high ef?ciency. In applications where the LTC3545/
LTC3545-1 are running at high ambient temperature
with low supply voltage and high duty cycles, such as in
junction temperature of the part if it is not well thermally
grounded. If the junction temperature reaches approxi-
mately 150°C, the power switches will be turned off and
the SW nodes will become high impedance.
To prevent the LTC3545/LTC3545-1 from exceeding the
maximum junction temperature, the user will need to do
some thermal analysis. The goal of the thermal analysis
is to determine whether the power dissipated exceeds the
maximum junction temperature of the part. The tempera-
ture rise is given by:
T R = P D ? θ JA
where P D is the power dissipated by the regulator and θ JA
is the thermal resistance from the junction of the die to
the ambient temperature.
The junction temperature, T J , is given by:
T J = T A + T R
where T A is the ambient temperature.
As an example, consider one channel of the LTC3545/
LTC3545-1 in dropout at an input voltage of 2.5V, a load
current of 800mA, and an ambient temperature of 85°C.
From the typical performance graph of switch resistance,
the R DS(ON) of the P-channel switch at 85°C can be es-
timated as 0.42 Ω . Therefore, power dissipated by the
channel is:
P D = I LOAD2 ? R DS(ON) = 0.27W
The θ JA for the 3mm × 3mm QFN package is 68°C/W. The
temperature rise due to this power dissipation is:
T R = θ JA ? P D = 18°C
And a junction temperature of:
T J = 85°C + 18°C = 103°C
which is below the maximum junction temperature of
125°C. This would not be the case if all three channels
were operating at 800mA in dropout. Then T R = 55°C,
limiting the allowed ambient temperature in this scenario
to less than 70°C.
dropout, the heat dissipated may exceed the maximum
35451fb
14
相关PDF资料 |
PDF描述 |
|---|---|
| 83823C | INDUCTOR 82.0UH 0.27A SMD |
| 16MS733MEFC6.3X7 | CAP ALUM 33UF 16V 20% RADIAL |
| MAX6865UK26D3S+T | IC MPU SUPERVISOR SOT23-5 |
| 16MS747MEFC6.3X7 | CAP ALUM 47UF 16V 20% RADIAL |
| 10MS547MEFC6.3X5 | CAP ALUM 47UF 10V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC3545EUDPBF | 制造商:Linear Technology 功能描述:Conv DC-DC Triple Step-Down 5.5V QFN16EP |
| LTC3545EUD-PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Triple 800mA Synchronous Step-Down Regulator-2.25MHz |
| LTC3545EUD-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Triple 800mA Synchronous Step-Down Regulator-2.25MHz |
| LTC3545IUD#PBF | 功能描述:IC REG BUCK SYNC ADJ 0.8A 16QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT |
| LTC3545IUD#TRPBF | 功能描述:IC REG BUCK SYNC ADJ 0.8A 16QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT |
发布紧急采购，3分钟左右您将得到回复。