参数资料
型号: LTC4212IMS
厂商: Linear Technology
文件页数: 8/24页
文件大小: 234K
描述: IC CTRLR HOTSWAP TIMEOUT 10MSOP
标准包装: 50
类型: 热交换控制器
应用: 通用
内部开关:
电源电压: 2.5 V ~ 16.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
供应商设备封装: 10-MSOP
包装: 管件
8
LTC4212
4212f
U
PI FU CTIO S
ON (Pin 1): On/Off Control Input. The ON pin is used to
enable and disable LTC4212 operation and reset internal
logic and the electronic circuit breaker (ECB). It must be
pulled high (>1.316V) to start the first system timing
cycle. If the ON pin is pulled low (<0.455V typical) for more
than 10祍, the internal logic is reset and the GATE pin is
pulled down by a 200礎 current to turn off the external
FET. If the ON pin is pulled low for more than 120祍, the
electronic circuit breaker is reset. This pin is tied to a
resistive divider in latch-off applications or to the FAULT
pin and an external RC circuit in auto-retry applications.
TIMER (Pin 2): System Timer Input. An external capacitor
(C
TIMER
) connected from this pin to ground determines
the duration of the first and second system timing cycles.
The first timing cycle allows time for the board to be
inserted properly. During the second timing cycle, a
soft-start circuit controls the gate of the external
N-channel FET to limit inrush currents from the backplane
supply.
PGT (Pin 3): Power Good Timer Input. An external capaci-
tor (C
PGT
) connected from this pin to ground sets the
power good time-out period. This is the maximum time
allowed for externally monitored DC/DC converters to
power-up into regulation and pull the PGI pin high. The
nominal time-out cycle is 1.81s/礔 and begins from the
end of the second system timing cycle. This pin is pulled
to ground by an internal switch when the power good timer
is disabled or when the ECB is tripped.
PGF (Pin 4): Power Good Glitch Filter Input. An external
capacitor (C
PGF
) connected from this pin to ground deter-
mines the power good glitch filter delay. The glitch filter is
enabled if the externally monitored DC/DC converters are
powered up within the power good time-out period (see
Pin 3). If the PGI pin goes low for longer than the filter
delay, the ECB is tripped.
GND (Pin 5): Device Ground Connection. Connect this pin
to the systems analog ground plane.
PGI (Pin 6): Power Good Input Pin. This pin is used by the
power good circuit to sense the open drain RST output or
comparator outputs of an external supply monitor IC or
the PGOOD output of a DC/DC converter. It requires an
external pull-up resistor to a voltage above the V
FAULT
threshold 1.236V. When the power good timer times out
(see Pin 3), PGI must be high to avoid tripping the ECB and
to enable the power good glitch filter.
GATE (Pin 7): Gate Output Pin. The output signal at this
pin is the high side gate drive for the external N-channel
FET pass transistor.
As shown in the Block Diagram, an internal charge pump
supplies a 10礎 gate current and sufficient gate voltage to
drive the external FET for supply voltages from 2.5V to
16.5V. The internal charge pump and zener clamps at the
charge pump output determine the gate drive voltage
(V
GATE
 = V
GATE
  V
CC
). The charge pump produces a
minimum 4V of V
GATE
for supplies in the range of 2.5V <
V
CC
 < 4.75V. For V
CC
> 4.75V, the V
GATE
 is limited by
zener clamp Z1 connected between the charge pump
output and the V
CC
 pin. The V
GATE
 is typically at 12V and
with guaranteed minimum value of 10V. For V
CC
 > 15V, the
zener clamp Z2 sets the limitation for V
GATE
. Z2 clamps
the gate voltage to ground to 28V typically. The minimum
Z2s clamp voltage is 23V. This effectively sets V
GATE
 to
8V minimum.
SENSE (Pin 8): Circuit Breaker Set Pin. With a sense
resistor placed in the power path between V
CC
 and SENSE,
the LTC4212s electronic circuit breaker trips if the voltage
across the sense resistor exceeds the thresholds set
internally for the SLOW COMP and the FAST COMP, as
shown in the Block Diagram. The threshold for the SLOW
COMP is V
CB(SLOW)
 = 50mV, and the electronic circuit
breaker trips if the voltage across the sense resistor
exceeds 50mV for 18祍.
Under transient conditions where large step current
changes can and do occur over shorter periods of time, a
second (fast) comparator instead trips the electronic
circuit breaker. The threshold for the FAST COMP is set at
V
CB(FAST)
 = 150mV, and the circuit breaker trips if the
voltage across the sense resistor exceeds 150mV for more
than 500ns. To disable the electronic circuit breaker,
connect the V
CC
 and SENSE pins together.
V
CC
 (Pin 9): This is the positive supply input to the LTC4212. The
LTC4212 operates from 2.5V < V
CC
 < 16.5V, and the supply
current is typically 1mA. An internal undervoltage lockout circuit
disables the device until the voltage at V
CC
 exceeds 2.34V.
相关PDF资料
PDF描述
GBB60DHBN-S621 CONN EDGECARD 120PS R/A .050 SLD
EBM12DTAI CONN EDGECARD 24POS R/A .156 SLD
MAX8888EZK18/V+T IC REG LDO 1.8V .3A TSOT23-5
REC3-0505SR/H1/SMD-R CONV DC/DC 3W 5VIN 05VOUT
GBB60DHBD-S621 CONN EDGECARD 120PS R/A .050 SLD
相关代理商/技术参数
参数描述
LTC4212IMS#PBF 功能描述:IC CTRLR HOTSWAP TIMEOUT 10MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
LTC4212IMS#TR 功能描述:IC CTRLR HOTSWAP TIMEOUT 10MSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
LTC4212IMS#TRPBF 功能描述:IC CTRLR HOTSWAP TIMEOUT 10MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
LTC4213 制造商:LINER 制造商全称:Linear Technology 功能描述:No RSENSE? Electronic Circuit Breaker
LTC4213CDDB 制造商:LINER 制造商全称:Linear Technology 功能描述:No RSENSE? Electronic Circuit Breaker