参数资料
型号: LTC4214-2IMS#TRPBF
厂商: Linear Technology
文件页数: 8/32页
文件大小: 277K
描述: IC CTRLR HOTSWAP NEGVOLT 10MSOP
标准包装: 2,500
类型: 热交换控制器
应用: 通用
内部开关:
电源电压: 6 V ~ 16 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
供应商设备封装: 10-MSOP
包装: 带卷 (TR)
LTC4214-1/LTC4214-2
8
421412f
V
IN
(Pin 1): Positive Supply Input. Connect this pin to the
positive side of the supply via a resistor. An internal
undervoltage lockout (UVLO) circuit holds GATE low until
the V
IN
 pin is greater than V
LKO
 (5.1V), overriding UV and
OV. If UV is high, OV is low and V
IN
 comes out of UVLO,
TIMER starts an initial timing cycle before initiating a GATE
ramp-up. If V
IN
 drops below approximately 4.8V, GATE
pulls low immediately.
PWRGD (Pin 2): Power Good Status Output. At start-up,
PWRGD latches low if DRAIN is below 1.232V and GATE
is within 2.8V of V
IN
. PWRGD status is reset by UV, V
IN
(UVLO) or a circuit breaker fault timeout. This pin is
internally pulled high by a 50礎 current source.
SS (Pin 3): Soft-Start Pin. This pin is used to ramp inrush
current during start up, thereby effecting control over di/
dt. A 20x attenuated version of the SS pin voltage is
presented to the current limit amplifier. This attenuated
voltage limits the MOSFETs drain current through the
sense resistor during the soft-start current limiting. At the
beginning of a start-up cycle, the SS capacitor (C
SS
) is
ramped by a 22礎 current source. The GATE pin is held
low until SS exceeds 20 " V
OS
 = 0.2V. SS is internally
shunted by a 73k resistor (R
SS
) which limits the SS pin
voltage to 1.6V. This corresponds to an analog current
limit SENSE voltage of 70mV. If the SS capacitor is
omitted, the SS pin ramps from 0V to 1.6V in about 220祍.
The SS pin is pulled low under any of the following
conditions: in UVLO, in an undervoltage condition, in an
overvoltage condition, during the initial timing cycle or
when the circuit breaker fault times out.
SENSE (Pin 4): Circuit Breaker/Current Limit Sense Pin.
Load current is monitored by a sense resistor R
S
 con-
nected between
 
SENSE and V
EE
, and controlled in three
steps.
 
If SENSE exceeds V
CB
 (50mV), the circuit breaker
comparator activates a (40礎 + 8 " I
DRN
) TIMER pull-up
current. If SENSE exceeds V
ACL
 (70mV), the analog cur-
rent limit amplifier pulls GATE down to regulate the MOSFET
current at V
ACL
/R
S
. In the event of a catastrophic short-
circuit, SENSE may overshoot 70mV. If SENSE reaches
V
FCL
 (200mV), the fast current limit comparator pulls
GATE low with a strong pull-down. To disable the circuit
breaker and current limit functions, connect SENSE
 
to V
EE
.
V
EE
 (Pin 5): Negative Supply Voltage Input. Connect this
pin to the negative side of the power supply.
GATE (Pin 6): N-Channel MOSFET Gate Drive Output. This
pin is pulled high by a 50礎 current source. GATE is pulled
low by invalid conditions at V
IN
 (UVLO), UV, OV, or a circuit
breaker fault timeout. GATE is actively servoed to control
the fault current as measured at SENSE. A compensation
capacitor at GATE stabilizes this loop. A comparator
monitors GATE to ensure that it is low before allowing an
initial timing cycle, GATE ramp-up after an overvoltage
event or restart after a current limit fault. During GATE
start-up, a second comparator detects if GATE is within
2.8V of V
IN
 before PWRGD is set.
DRAIN (Pin 7): Drain Sense Input. DRAIN measures the
drain-source voltage of the external N-channel MOSFET
switch for two purposes: first, a comparator detects when
V
DS
 < 1.232V and together with the GATE high compara-
tor, controls the status of the PWRGD output. Second, if
V
DS
 is greater than the DRAIN clamp of approximately
4.2V (V
DRNCL
), the current through resistor R
D
 is multi-
plied by 8 and added to the TIMERs 40礎 pull-up current
during a circuit breaker fault cycle. This reduces the
fault time and MOSFET heating under conditions of high
dissipation.
OV (Pin 8): Overvoltage Input. The active high threshold at
the OV pin is set at 3V with respect to V
EE
 and exhibits
0.15V hysteresis. If OV > 3V, GATE pulls low. When OV
returns below 2.85V, GATE start-up begins without an
initial timing cycle. If an overvoltage condition occurs in
the middle of an initial timing cycle, the initial timing cycle
is restarted after the overvoltage condition goes away. An
overvoltage condition does not reset the PWRGD flag. The
internal UVLO at V
IN
 always overrides OV. A 1nF to 10nF
capacitor at OV prevents transients and switching noise
from affecting the OV thresholds and prevents glitches at
the GATE pin.
PI   FU CTIO S
U
U
相关PDF资料
PDF描述
ASM24DRYI-S13 CONN EDGECARD 48POS .156 EXTEND
TIM685M015P0X CAP TANT 6.8UF 15V 20% RADIAL
LCMXO1200C-3FTN256C IC PLD 1200LUTS 211I/O 256-BGA
VE-21B-CY-F4 CONVERTER MOD DC/DC 95V 50W
VE-21B-CY-F3 CONVERTER MOD DC/DC 95V 50W
相关代理商/技术参数
参数描述
LTC4215 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Supply Hot Swap Controller for Advanced Mezzanine Card
LTC4215-1 制造商:LINER 制造商全称:Linear Technology 功能描述:Hot Swap Controller with I2C Compatible Monitoring
LTC4215CGN 制造商:LINER 制造商全称:Linear Technology 功能描述:Hot Swap Controller with I2C Compatible Monitoring
LTC4215CGN#PBF 功能描述:IC CNTRLR HOT SWAP 16-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统,AdvancedTCA ? 系统,高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP,10-MSOP(0.118",3.00mm 宽) 供应商设备封装:10-MSOP 包装:管件
LTC4215CGN#TRPBF 功能描述:IC CNTRLR HOT SWAP 16-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型,PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V,12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP(12x12) 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)