- 您现在的位置：买卖IC网 > PDF目录179918 > LTC4252-2IMS8#TRPBF (LINEAR TECHNOLOGY CORP) Negative Voltage Hot Swap Controllers; Package: MSOP; No of Pins: 8; Temperature Range: -40°C to +85°C PDF资料下载
参数资料
| 型号： | LTC4252-2IMS8#TRPBF |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | 电源管理 |
| 英文描述： | Negative Voltage Hot Swap Controllers; Package: MSOP; No of Pins: 8; Temperature Range: -40°C to +85°C |
| 中文描述： | 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| 封装： | LEAD FREE, PLASTIC, MSOP-8 |
| 文件页数： | 2/36页 |
| 文件大小： | 336K |
| 代理商： | LTC4252-2IMS8#TRPBF |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
LTC4252-1/LTC4252-2
LTC4252A-1/LTC4252A-2
10
425212fc
PIN FUNCTIONS (MS/MS8)
VEE (Pin 5/Pin 4): Negative Supply Voltage Input. Connect
this pin to the negative side of the power supply.
GATE (Pin 6/Pin 5): N-Channel MOSFET Gate Drive Output.
This pin is pulled high by a 58μA current source. GATE is
pulled low by invalid conditions at VIN (UVLO), UV, OV, or
a circuit breaker fault timeout. GATE is actively servoed to
control the fault current as measured at SENSE. A compen-
sation capacitor at GATE stabilizes this loop. A comparator
monitors GATE to ensure that it is low before allowing an
initial timing cycle, GATE ramp-up after an overvoltage
event or restart after a current limit fault. During GATE
start-up, a second comparator detects if GATE is within
2.8V of VIN before PWRGD is set (MS package only).
DRAIN (Pin 7/Pin 6): Drain Sense Input. Connecting an
external resistor, RD, between this pin and the MOSFET’s
drain (VOUT) allows voltage sensing below 6.15V (5V for
LTC4252A) and current feedback to TIMER. A comparator
detects if DRAIN is below 2.385V and together with the
GATE high comparator sets the PWRGD flag. If VOUT is
above VDRNCL, DRAIN clamps at approximately VDRNCL.
The current through RD is internally multiplied by 8 and
added to TIMER’s 230μA pullup current during a circuit
breaker fault cycle. This reduces the fault time and MOSFET
heating.
OV (Pin 8/Pin7): Overvoltage Input. The active high thresh-
old at the OV pin is set at 6.15V with 0.6V hysteresis. If OV
> 6.15V, GATE pulls low. When OV returns below 5.55V,
GATE start-up begins without an initial timing cycle. The
LTC4252A OV pin is set at 5.09V with 102mV hysteresis.
If OV > 5.09V, GATE pulls low. When OV returns below
4.988V, GATE start-up begins without an initial timing
cycle. If an overvoltage condition occurs in the middle of
an initial timing cycle, the initial timing cycle is restarted
after the overvoltage condition goes away. An overvoltage
condition does not reset the PWRGD flag. The internal UVLO
at VIN always overrides OV. A 1nF to 10nF capacitor at OV
prevents transients and switching noise from affecting
the OV thresholds and prevents glitches at the GATE pin.
UV (Pin 9/Pin 7): Undervoltage Input. The active low thresh-
old at the UV pin is set at 2.925V with 0.3V hysteresis. If
UV < 2.925V, PWRGD pulls high, both GATE and TIMER
pull low. If UV rises above 3.225V, this initiates an initial
timing cycle followed by GATE start-up. The LTC4252A
UV pin is set at 3.08V with 324mV hysteresis. If UV <
2.756V, PWRGD pulls high, both GATE and TIMER pull
low. If UV rises above 3.08V, this initiates an initial timing
cycle followed by GATE start-up. The internal UVLO at VIN
always overrides UV. A low at UV resets an internal fault
latch. A 1nF to 10nF capacitor at UV prevents transients
and switching noise from affecting the UV thresholds and
prevents glitches at the GATE pin.
TIMER (Pin 10/Pin 8): Timer Input. TIMER is used to
generate an initial timing delay at start-up and to delay
shutdown in the event of an output overload (circuit
breaker fault). TIMER starts an initial timing cycle when
the following conditions are met: UV is high, OV is low, VIN
clears UVLO, TIMER pin is low, GATE is lower than VGATEL,
SS < 0.2V, and VSENSE – VEE < VCB. A pull-up current of
5.8μA then charges CT, generating a time delay. If CT
charges to VTMRH (4V), the timing cycle terminates, TIMER
quickly pulls low and GATE is activated.
If SENSE exceeds 50mV while GATE is high, a circuit
breaker cycle begins with a 230μA pull-up current charging
CT. If DRAIN is approximately 7V (6V for LTC4252A) dur-
ing this cycle, the timer pull-up has an additional current
of 8 IDRN. If SENSE drops below 50mV before TIMER
reaches 4V, a 5.8μA pull-down current slowly discharges
the CT. In the event that CT eventually integrates up to the
VTMRH threshold, the circuit breaker trips, GATE quickly
pulls low and PWRGD pulls high. The LTC4252-1 TIMER
pin latches high with a 5.8μA pull-up source. This latched
fault is cleared by either pulling TIMER low with an external
device or by pulling UV below VUVLO. The LTC4252-2 starts
a shutdown cooling cycle following an overcurrent fault.
This cycle consists of 4 discharging ramps and 3 charging
ramps. The charging and discharging currents are 5.8μA
and TIMER ramps between its 1V and 4V thresholds. At
the completion of a shutdown cooling cycle, the LTC4252-2
attempts a start-up cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4253ACGN-ADJ#PBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 20; Temperature Range: 0°C to +70°C |
| LTC4253ACGN-ADJ#TRPBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 20; Temperature Range: 0°C to +70°C |
| LTC4253ACUF-ADJ#PBF | -48V Hot Swap Controller with Sequencer; Package: QFN; No of Pins: 20; Temperature Range: 0°C to +70°C |
| LTC4253ACUF-ADJ#TRPBF | -48V Hot Swap Controller with Sequencer; Package: QFN; No of Pins: 20; Temperature Range: 0°C to +70°C |
| LTC4253AIGN-ADJ#PBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 20; Temperature Range: -40°C to +85°C |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4252-2IMSPBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-Channel MSOP10 |
| LTC4252-2IMSTR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers |
| LTC4252-2IMSTRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers |
| LTC4252A-1 | 制造商:LINER 制造商全称:Linear Technology 功能描述:–48V Hot Swap Controllers |
| LTC4252A-1CMS | 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。