- 您现在的位置：买卖IC网 > PDF目录19847 > LTC4252A-1IMS#TR (Linear Technology)IC CTRLR HOTSWAP NEG VOLT 10MSOP PDF资料下载
参数资料
| 型号： | LTC4252A-1IMS#TR |
| 厂商： | Linear Technology |
| 文件页数： | 21/36页 |
| 文件大小： | 328K |
| 描述： | IC CTRLR HOTSWAP NEG VOLT 10MSOP |
| 标准包装： | 2,500 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 10-MSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
LTC4252-1/LTC4252-2
LTC4252A-1/LTC4252A-2
21
425212fe
For more information www.linear.com/LTC4252-1
applicaTions inForMaTion
As seen in Figure 6 previously, at the onset of a short-
circuit event, the input supply voltage can ring dramatically
owing to series inductance. If this voltage avalanches the
MOSFET , current continues to flow through the MOSFET
to the output. The analog current limit loop cannot control
this current flow and therefore the loop undershoots. This
effect cannot be eliminated by frequency compensation. A
zener diode is required to clamp the input supply voltage
and prevent MOSFET avalanche.
SENSE RESISTOR CONSIDERATIONS
For proper circuit breaker operation, Kelvin-sense PCB con-
nections between the sense resistor and the LTC4252s V
EE
and SENSE pins are strongly recommended. The drawing in
Figure 8 illustrates the correct way of making connections
between the LTC4252 and the sense resistor. PCB layout
should be balanced and symmetrical to minimize wiring
errors. In addition, the PCB layout for the sense resistor
should include good thermal management techniques for
optimal sense resistor power dissipation.
TIMING WAVEFORMS
System Power-Up
Figure 9 details the timing waveforms for a typical power-
up sequence in the case where a board is already installed
in the backplane and system power is applied abruptly. At
MOSFET C
ISS
(pF)
0
60
50
40
30
20
10
0
2000
4000
6000
8000
NTY100N10
IRF3710
IRF540S
IRF530S
IRF740
Figure 7. Recommended Compensation
Capacitor C
C
vs MOSFET C
ISS
Figure 8. Making PCB Connections to the Sense Resistor
W
CURRENT FLOW
FROM LOAD
CURRENT FLOW
TO 48V BACKPLANE
SENSE RESISTOR
TRACK WIDTH W:
0.03" PER AMP
ON 1 OZ COPPER
TO
SENSE
TO
V
EE
425212 F08
time point 1, the supply ramps up, together with UV/OV ,
V
OUT
and DRAIN. V
IN
and PWRGD follow at a slower rate
as set by the V
IN
bypass capacitor. At time point 2, V
IN
exceeds V
LKO
and the internal logic checks for UV > V
UVHI
,
OV < V
OVLO
, GATE < V
GATEL
, SENSE < V
CB
, SS < 20 " V
OS
and TIMER < V
TMRL
. If all conditions are met, an initial
timing cycle starts and the TIMER capacitor is charged
by a 5.8礎 current source pull-up. At time point 3, TIMER
reaches the V
TMRH
threshold and the initial timing cycle
terminates. The TIMER capacitor is quickly discharged. At
time point 4, the V
TMRL
threshold is reached and the condi-
tions of GATE < V
GATEL
, SENSE < V
CB
and SS??0?燰
OS
must be satisfied before a GATE ramp-up cycle begins.
SS ramps up as dictated by R
SS
" C
SS
(as in Equation 6);
GATE is held low by the analog current limit (ACL) ampli-
fier until SS crosses 20 " V
OS
. Upon releasing GATE, 58礎
sources into the external MOSFET gate and compensation
network. When the GATE voltage reaches the MOSFETs
threshold, current begins flowing into the load capacitor
at time point 5. At time point 6, load current reaches the
SS control level and the analog current limit loop activates.
Between time points 6 and 8, the GATE voltage is servoed,
the SENSE voltage is regulated at V
ACL
(t) (Equation 7) and
soft-start limits the slew rate of the load current. If the
SENSE voltage (V
SENSE
V
EE
) reaches the V
CB
threshold
at time point 7, the circuit breaker TIMER activates. The
TIMER capacitor, C
T
, is charged by a (230礎 + 8 " I
DRN
)
current pull-up. As the load capacitor nears full charge,
load current begins to decline.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1589AETT100+T | IC REG LDO 1V .5A 6TDFN |
| EPM570T144C5 | IC MAX II CPLD 570 LE 144-TQFP |
| TIM226M015P0Y | CAP TANT 22UF 15V 20% RADIAL |
| MAX1589AETT075+T | IC REG LDO 0.75V .5A 6TDFN |
| EPM3256ATC144-10 | IC MAX 3000A CPLD 256 144-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4252A-1IMSTRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers |
| LTC4252A-2 | 制造商:LINER 制造商全称:Linear Technology 功能描述:–48V Hot Swap Controllers |
| LTC4252A-2CMS | 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LTC4252A-2CMS#PBF | 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LTC4252A-2CMS#TR | 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。