参数资料
型号: LTC4261IGN-2#TRPBF
厂商: Linear Technology
文件页数: 25/34页
文件大小: 361K
描述: IC CTRLR HOTSWAP W/ADC 28-SSOP
标准包装: 2,500
类型: 热交换控制器
应用: 通用
内部开关:
电源电压: 9 V ~ 11.2 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 28-SSOP(0.154",3.90mm 宽)
供应商设备封装: 28-SSOP
包装: 带卷 (TR)
LTC4261/LTC4261-2
25
42612fc
Stuck-Bus Reset
The LTC4261/LTC4261-2 I
2
C interface features a stuck-
bus reset timer. The low conditions of the SCL and the
SDAI pins are ORed to start the timer. The timer is reset
when both SCL and SDAI are pulled high. If the SCL pin
or the SDAI pin is held low for over 66ms, the stuck-bus
timer will expire and the internal I
2
C state machine will
be reset to allow normal communication after the stuck-
low condition is cleared. When the SCL pin and the SDAI
pin are held low alternatively, if the ORed low period of
SCL and SDAI exceeds 66ms before the timer reset con-
dition (both SCL and SDAI are high) occurs, the stuck-
bus timer will expire and the I
2
C state machine is reset.
I
2
C Device Addressing
Any of eight distinct I
2
C bus addresses are selectable us-
ing the three-state pins ADR0 and ADR1, as shown in
Table 1. Note that the configuration of ADR0 = L and ADR1
= H is used to enable the single-wire broadcasting mode.
For the eight I
2
C bus addresses, address bits B6, B5 and
B4 are configured to (001) and the least significant bit B0
is the R/W bit. In addition, the LTC4261/LTC4261-2 will
respond to two special addresses. Address (0011 111)
is a mass write used to write to all LTC4261/LTC4261-2s,
regardless of their individual address settings. Address
(0001 100) is the SMBus Alert Response Address. If the
LTC4261/LTC4261-2 are pulling low on the ALERT pin,
it will acknowledge this address using the SMBus Alert
Response Protocol.
Acknowledge
The acknowledge signal is used for handshaking be-
tween the transmitter and the receiver to indicate that the
last byte of data was received. The transmitter always re-
leases the SDA line during the acknowledge clock pulse.
When the slave is the receiver, it must pull down the SDA
line so that it remains LOW during this pulse to acknowl-
edge receipt of the data. If the slave fails to acknowl-
edge by leaving SDA HIGH, then the master can abort
the transmission by generating a STOP condition. When
the master is receiving data from the slave, the master
must pull down the SDA line during the clock pulse to
indicate receipt of the data. After the last byte has been
received the master will leave the SDA line HIGH (not
acknowledge) and issue a STOP condition to terminate
the transmission.
Write Protocol
The master begins communication with a START con-
dition followed by the seven bit slave address and the
R/W bit set to zero. The addressed LTC4261/LTC4261-2
acknowledge this and then the master sends a command
byte which indicates which internal register the master
wishes to write. The LTC4261/LTC4261-2 acknowledge
this and then latch the lower four bits of the command
byte into its internal Register Address pointer. The master
then delivers the data byte and the LTC4261/LTC4261-2
acknowledge once more and latch the data into its inter-
nal register. The transmission is ended when the master
sends a STOP condition. If the master continues sending
a second data byte, as in a Write Word command, the
second data byte will be acknowledged by the LTC4261/
LTC4261-2 but ignored.
Read Protocol
The master begins a read operation with a START con-
dition followed by the seven bit slave address and the
R/W bit set to zero. The addressed LTC4261/LTC4261-2
acknowledge this and then the master sends a command
byte that indicates which internal register the master
wishes to read. The LTC4261/LTC4261-2 acknowledge
this and then latch the lower four bits of the command
byte into its internal Register Address pointer. The mas-
ter then sends a repeated START condition followed by
the same seven bit address with the R/W bit now set to
one. The LTC4261/LTC4261-2 acknowledge and send the
contents of the requested register. The transmission is
ended when the master sends a STOP condition. If the
master acknowledges the transmitted data byte, as in a
Read Word command, the LTC4261/LTC4261-2 will re-
peat the requested register as the second data byte. Note
that the Register Address pointer is not cleared at the
end of the transaction. Thus the Receive Byte protocol
can be used to repeatedly read a specific register.
APPLICATIONS INFORMATION
相关PDF资料
PDF描述
M4A5-64/32-12VI48 IC CPLD ISP 4A 64MC 48TQFP
GSA50DTKN CONN EDGECARD 100PS DIP .125 SLD
TRJB226M010RRJ CAP TANT 22UF 10V 20% 1210
TOP257PG IC OFFLINE SWIT PROG OVP 8DIP
M4A5-64/32-12VI IC CPLD ISP 4A 64MC 44TQFP
相关代理商/技术参数
参数描述
LTC4261IUFD 功能描述:IC CTRLR HOTSWAP W/ADC 24-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型,PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V,12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP(12x12) 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4261IUFD#PBF 功能描述:IC CTRLR HOTSWAP W/ADC 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型,PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V,12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP(12x12) 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4261IUFD#TR 功能描述:IC CTRLR HOTSWAP W/ADC 24-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型,PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V,12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP(12x12) 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4261IUFD#TRPBF 功能描述:IC CTRLR HOTSWAP W/ADC 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型,PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V,12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP(12x12) 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4261IUFD-2 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers with ADC and I2C Monitoring