参数资料
型号: LTC6801IG#TRPBF
厂商: LINEAR TECHNOLOGY CORP
元件分类: 电源管理
英文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36
封装: LEAD FREE, PLASTIC, SSOP-36
文件页数: 15/28页
文件大小: 265K
代理商: LTC6801IG#TRPBF
LTC6801
22
6801fb
For a given sample rate, a delta-sigma converter can
achieve excellent noise rejection while settling completely
in a single conversion. This is particularly important for
noisy automotive systems. Other advantages of delta-sigma
converters are that they are inherently monotonic, mean-
ing they have no missing codes, and they have excellent
DC specications.
The LTC6801’s ADC has a second order delta-sigma
modulator followed by a SINC2, nite impulse response
(FIR) digital lter, with a lowpass bandwidth of 1kHz. The
front-end sample rate is 512ksps, which greatly reduces
input ltering requirements. A simple 16kHz, 1 pole lter
composed of a 1k resistor and a 10nF capacitor at each
input will provide adequate ltering for most applications.
These component values will not degrade the DC accuracy
of the ADC.
Each conversion consists of two phases – an autozero
phase and a measurement phase. The ADC is autozeroed
at each conversion, greatly improving CMRR.
USING TRANSFORMERS FOR GALVANIC ISOLATION
As shown in Figure 12, small gate-drive signal transform-
ers can be used to interconnect devices and transport the
enable and sense signals safely across an isolation barrier.
Driving a transformer with a squarewave requires transient
currents of several mA and frequency of operation at 20kHz
or higher. Since the output pins of the LTC6801 are current
limited at <1mA, a small external gate pair (NC7WZ17 dual
buffer) is used to provide the needed drive current. 330Ω
resistors are placed in series with each buffer output to
optimize current ow into the transformer primary and a
coupling capacitor provides prevention of current ow in
static conditions. The secondary side is wired in a cen-
ter-tapped conguration to terminate the common mode
voltage and thus suppress noise pickup. The differential
signal is terminated into 1500Ω to optimize the peak signal
swing for the IC input (to about ±4VP-P). Internal biasing
features of the IC inputs maintain an optimal DC common
mode level at the transformer secondary.
INTERCOMMUNICATION USING DATA ISOLATORS
As shown in Figure 13, an inexpensive and compact
2-channel data isolator is used to communicate the enable
and the sense clocking signals between devices. The wiring
carries isolator power and return plus two single-ended
logic signals that are completely isolated at the upper device
interface, so the signals are effectively differential from a
common mode ingress perspective. The isolator provides
excellent rejection of noise between battery groups, but
consumes a few mA when operating, so a conventional
opto-coupler and a few discretes provide a power-down
scheme for periods where no monitoring is needed. Since
the required current would load down VREG if used directly,
the NPN transistor is used to form a quasi-regulated 4.3V
supply drawing from the full battery group potential, also
moving signicant thermal loading outside the IC. The
PMOS FET is a low resistance switch controlled by the
opto-coupler output. Since the opto-coupler is used to
switch only a small current, the LED need only be driven
with ~500μA. Powering down the bottom-of-stack isolator
on the host μP side automatically powers down the entire
isolator chain.
DEMO BOARD CIRCUIT
An LTC6801 demonstration circuit is shown in Figure 14.
The circuit includes a 10kHz oscillator (U2) for the enable
excitation and an LED (D15, driven by Q1) to indicate the
state of the status outputs, plus an assortment of important
protection components to ensure robust operation and
hot-plugging of cell connections.
Series resistors (R14 to R21) provide a controlled coupling
capacitor (C14 to C17) current in the inter-IC connections
during startup or other abrupt potential changes, and as-
sociated clamp diodes (D13 and D14 quad array devices)
redirect charge/surge current around the IC.
Input lters to each cell (R1, C1 to R12, C12) also use
6.2V Zener diodes (D1 to D12) to prevent overstress to
the internal ESD clamps.
The V+ input lter (R13, C13) has the same time constant
as the ADC input lters so that the V+ and C12 pins tend
to track during start-up or transients, minimizing stress
and ADC error.
APPLICATIONS INFORMATION
相关PDF资料
PDF描述
LTC6801IG#PBF 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36
LTC693IS#PBF 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16
LTC694CN-3.3 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
LTC694IN-3.3 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
LTC694CN8-3.3#TRPBF 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
相关代理商/技术参数
参数描述
LTC6802-1 制造商:LINER 制造商全称:Linear Technology 功能描述:Multicell Battery Stack Monitor
LTC6802-1_1 制造商:LINER 制造商全称:Linear Technology 功能描述:Multicell Battery Stack Monitor
LTC6802-2 制造商:LINER 制造商全称:Linear Technology 功能描述:Multicell Battery Stack Monitor
LTC6802IG-1 制造商:LINER 制造商全称:Linear Technology 功能描述:Multicell Battery Stack Monitor
LTC6802IG-1#3ZZPBF 制造商:Linear Technology 功能描述: