- 您现在的位置：买卖IC网 > PDF目录15333 > LTC692IS8#TR (Linear Technology)IC SUPERVISORY CIRCUIT MPU 8SOIC PDF资料下载
参数资料
| 型号： | LTC692IS8#TR |
| 厂商： | Linear Technology |
| 文件页数： | 11/20页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISORY CIRCUIT MPU 8SOIC |
| 标准包装： | 2,500 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 高有效/低有效 |
| 复位超时： | 最小为 140 ms |
| 电压 - 阀值： | 4.4V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
LTC692/LTC693
APPLICATIONS INFORMATION
If battery connections are made through long wires, a
Table 1. Input and Output Status in Battery Backup Mode
10Ω to 100Ω series resistor and a 0.1μF capacitor are
recommended to prevent any overshoot beyond V CC due
to the lead inductance (Figure 4).
Table 1 shows the state of each pin during battery backup.
When the battery switchover section is not used, connect
V BATT to GND and V OUT to V CC .
SIGNAL
V CC
V OUT
V BATT
BATT ON
PFI
PFO
STATUS
C2 monitors V CC for active switchover
V OUT is connected to V BATT through an internal PMOS switch
The supply current is 1μA maximum
Logic high. The open-circuit output voltage is equal to V OUT
Power failure input is ignored
Logic low
10Ω
3.9M
0.1μF
V BATT
LTC692
LTC693
GND
RESET Logic low
RESET Logic high. The open-circuit output voltage is equal to V OUT
LOW LINE Logic low
WDI
Watchdog input is ignored
WDO
Logic high. The open-circuit output voltage is equal to V OUT
CE IN
Chip Enable input is ignored
692_3 ? F04
Figure 4. 10Ω/0.1μF Combination Eliminates Inductive
Overshoot and Prevents Spurious Resets During Battery
Replacement
CE OUT
OSC IN
OSC SEL
Logic high. The open-circuit output voltage is equal to V OUT
OSC IN is ignored
OSC SEL is ignored
Memory Protection
The LTC693 includes memory protection circuitry which
ensures the integrity of the data in memory by preventing
write operations when V CC is at an invalid level. Two ad-
ditional pins, CE IN and CE OUT, control the Chip Enable
or Write inputs of CMOS RAM. When V CC is 5V, CE OUT
follows CE IN with a typical propagation delay of 20ns.
When V CC falls below the reset voltage threshold or V BATT ,
CE OUT is forced high, independent of CE IN. CE OUT is
an alternative signal to drive the CE , CS , or Write input of
battery backed up CMOS RAM. CE OUT can also be used
to drive the Store or Write input of an EEPROM, EAROM
or NOVRAM to achieve similar protection. Figure 5 shows
the timing diagram of CE IN and CE OUT.
CE IN can be derived from the microprocessor’s address
decoder output. Figure 6 shows a typical nonvolatile CMOS
RAM application.
Memory protection can also be achieved with the LTC692
by using RESET as shown in Figure 7.
V CC
V1
V2
V1 = RESET VOLTAGE THRESHOLD
V2 = RESET VOLTAGE THRESHOLD +
RESET THRESHOLD HYSTERESIS
CE IN
CE OUT
V OUT = V BATT
Figure 5. Timing Diagram for CE IN and CE OUT
V OUT = V BATT
692_3 ? F05
0692fb
11
相关PDF资料 |
PDF描述 |
|---|---|
| UVZ0J103MHD | CAP ALUM 10000UF 6.3V 20% RADIAL |
| GBM43DTBT | CONN EDGECARD 86POS R/A .156 SLD |
| ADM802MARNZ | IC SUPERVISOR MPU 4.40V WD 8SOIC |
| VI-2W2-EY-F2 | CONVERTER MOD DC/DC 15V 50W |
| LTC1772BIS6#TRMPBF | IC REG CTRLR BUCK PWM TSOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC692IS8-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Microprocessor Supervisory Circuits |
| LTC693 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Microprocessor Supervisory Circuits |
| LTC6930 | 制造商:LINER 制造商全称:Linear Technology 功能描述:32.768kHz to 8.192MHz Precision μPower Oscillators |
| LTC6930CDCB-4.19#PBF | 制造商:Linear Technology 功能描述:Silicon Oscillator 8-Pin DFN EP |
| LTC6930CDCB-4.19#TRMPBF | 功能描述:IC OSC SILICON 4.194304MHZ 8-DFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 可编程计时器和振荡器 系列:- 标准包装:3,000 系列:- 类型:振荡器 - 晶体 计数:- 频率:- 电源电压:2.3 V ~ 5.5 V 电流 - 电源:1.07mA 工作温度:-30°C ~ 80°C 封装/外壳:SOT-665 包装:带卷 (TR) 供应商设备封装:SS迷你型-5D 安装类型:表面贴装 其它名称:AN8955SSMTXLTR |
发布紧急采购，3分钟左右您将得到回复。