参数资料
型号: LTC6945IUFD#TRPBF
厂商: Linear Technology
文件页数: 13/28页
文件大小: 0K
描述: IC SYNTHESIZER INTEGER N 28QFN
软件下载: PLLWizard™
PLLWizard™, with .NET 2.0 installer
标准包装: 2,500
类型: *
PLL:
输入: 时钟
输出: 时钟
电路数: 1
比率 - 输入:输出: 1:1
差分 - 输入:输出: 是/是
频率 - 最大: 6GHz
除法器/乘法器: 是/无
电源电压: 3.15 V ~ 5.25 V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 28-WFQFN 裸露焊盘
供应商设备封装: 28-QFN(4x5)
包装: 带卷 (TR)
LTC6945
20
6945f
The next step in the algorithm is to determine the open-
loop bandwidth. BW should be at least 10
× smaller than
fPFD. Wider loop bandwidths could have lower integrated
phase noise, depending on the VCO phase noise signature,
while narrower bandwidths will likely have lower spurious
power. Use a factor of 25 for this design:
BW
=
250kHz
25
= 10kHz
Loop Filter Component Selection
Now set loop filter resistor RZ and charge pump current
ICP. Because the KVCO varies over the VCO’s frequency
range, using the KVCO geometric mean gives good results.
Using an ICP of 11.2mA, RZ is determined:
K
VCO = 10
6 15 21.6 = 18MHz / V
R
Z =
2
π 10k 3656
11.2m 18M
R
Z = 1.14k
Now calculate CI and CP from Equations 7 and 8:
C
I =
3.5
2
π 10k 1.14k
= 48.9nF
C
P =
1
7
π 10k 1.14k
= 3.99nF
Status Output Programming
This example will use the STAT pin to monitor a phase
lock condition. Program x[2] = 1 to force the STAT pin
high whenever the LOCK bit asserts:
Reg01 = h04
Power Register Programming
For correct PLL operation all internal blocks should be
enabled, but PDREFO should be set if the REFO pin is
not being used. OMUTE may remain asserted (or the
MUTE pin held low) until programming is complete. For
PDREFO = 1 and OMUTE = 1:
Reg02 = h0A
Divider Programming
Program registers Reg03 to Reg06 with the previously
determined R and N divider values:
Reg03 = h01
Reg04 = h90
Reg05 = h0E
Reg06 = h48
Reference Input Settings and Output Divider
Programming
From Table 1, FILT = 0 for a 100MHz reference frequency.
Next, convert 7dBm into VP-P. For a CW tone, use the
following equation with R = 50:
V
P-P
R 10
(dBm – 21)/20
(9)
This gives VP-P = 1.41V, and, according to Table 2, set
BST = 1.
Now program Reg08, assuming maximum RF± output
power (RFO[1:0] = 3 according to Table 7) and OD[2:0] = 1:
Reg08 = h99
Lock Detect and Charge Pump Current Programming
Next determine the lock indicator window from fPFD. From
Table 3, LKWIN[1:0] = 3 for a tLWW of 90ns. The LTC6945
will consider the loop “locked” as long as the phase
coincidence at the PFD is within 8°, as calculated below:
phase = 360° tLWW fPFD = 360 90n 250k 8°
LKWIN[1:0] may be set to a smaller value to be more
conservative. However, the inherent phase noise of the
loop could cause false “unlocks” for too small a value.
APPLICATIONS INFORMATION
相关PDF资料
PDF描述
LTC6946IUFD-3#TRPBF IC INTEGER-N PLL W/VCO 28QFN
LTC6993HDCB-3#TRPBF IC MONOSTABLE MULTIVIBRATOR 6DFN
LV3313PM-TLM-E IC ELECTRONIC VOLUME AUTO 44QLP
LV3319PM-V147-NE IC ELECTRONIC VOLUME AUTO 44QLP
LV3328PM-TLM-E IC ELECTRONIC VOLUME AUTO 44QLP
相关代理商/技术参数
参数描述
LTC6946-1 制造商:LINER 制造商全称:Linear Technology 功能描述:30MHz to 1.4GHz IQ Demodulator
LTC6946-2 制造商:LINER 制造商全称:Linear Technology 功能描述:30MHz to 1.4GHz IQ Demodulator
LTC6946-3 制造商:LINER 制造商全称:Linear Technology 功能描述:30MHz to 1.4GHz IQ Demodulator
LTC6946IUFD-1#PBF 功能描述:IC INTEGER-N PLL W/VCO 28-QFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP(0.175",4.40mm 宽) 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR
LTC6946IUFD-1#TRPBF 功能描述:IC INTEGER-N PLL W/VCO 28QFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND