- 您现在的位置：买卖IC网 > PDF目录8760 > LTC6993MPS6-4#TRMPBF (Linear Technology)IC MULTIVIBRATOR MONO TSOT23-6 PDF资料下载
参数资料
| 型号： | LTC6993MPS6-4#TRMPBF |
| 厂商： | Linear Technology |
| 文件页数： | 4/26页 |
| 文件大小： | 0K |
| 描述： | IC MULTIVIBRATOR MONO TSOT23-6 |
| 特色产品： | TimerBlox? |
| 标准包装： | 500 |
| 系列： | LTC®6993 |
| 逻辑类型： | 单稳态 |
| 独立电路： | 1 |
| 施密特触发器输入： | 无 |
| 传输延迟： | 11ns |
| 输出电流高，低： | 16mA，16mA |
| 电源电压： | 2.25 V ~ 5.5 V |
| 工作温度： | -55°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | SOT-23-6 细型，TSOT-23-6 |
| 供应商设备封装： | TSOT-23-6 |
| 包装： | 带卷 (TR) |
LTC6993-1/LTC6993-2
LTC6993-3/LTC6993-4
12
69931234fb
OPERATION
The LTC6993 is built around a master oscillator with a 1s
minimum period. The oscillator is controlled by the SET
pin current (ISET) and voltage (VSET), with a 1s/50kΩ
conversion factor that is accurate to ±1.7% under typical
conditions.
tMASTER =
1s
50k
VSET
ISET
A feedback loop maintains VSET at 1V ±30mV, leaving
ISET as the primary means of controlling the pulse width.
The simplest way to generate ISET is to connect a resistor
(RSET) between SET and GND, such that ISET = VSET/RSET.
The master oscillator equation reduces to:
tMASTER =1s
RSET
50k
From this equation, it is clear that VSET drift will not affect
the pulse width when using a single program resistor
(RSET). Error sources are limited to RSET tolerance and
the inherent pulse width accuracy
tOUT of the LTC6993.
RSET may range from 50k to 800k (equivalent to ISET
between 1.25A and 20A).
A trigger signal (rising or falling edge on TRIG pin) latches
theoutputtotheactivestate,beginningtheoutputpulse.At
the same time, the master oscillator is enabled to time the
duration of the output pulse. When the desired pulse width
is reached, the master oscillator resets the output latch.
The LTC6993 also includes a programmable frequency
divider which can further divide the frequency by 1, 8, 64,
512, 4096, 215, 218 or 221. This extends the pulse width
duration by those same factors. The divider ratio NDIV is
set by a resistor divider attached to the DIV pin.
tOUT =
NDIV
50k
VSET
ISET
1s
With RSET in place of VSET/ISET the equation reduces to:
tOUT =
NDIV RSET
50k
1s
DIVCODE
TheDIVpinconnectstoaninternal,V+referenced4-bitA/D
converter that determines the DIVCODE value. DIVCODE
programs two settings on the LTC6993:
1. DIVCODE determines the frequency divider setting,
NDIV.
2. DIVCODE determines the polarity of OUT pin, via the
POL bit.
VDIV may be generated by a resistor divider between V+
and GND as shown in Figure 1.
Figure 1. Simple Technique for Setting DIVCODE
69931234 F01
LTC6993
V+
DIV
GND
R1
R2
2.25V TO 5.5V
Table 1 offers recommended 1% resistor values that ac-
curately produce the correct voltage division as well as the
corresponding NDIVandPOLvaluesfortherecommended
resistor pairs. Other values may be used as long as:
1. The VDIV/V+ ratio is accurate to ±1.5% (including resis-
tor tolerances and temperature effects).
2. Thedrivingimpedance(R1||R2)doesnotexceed500kΩ.
If the voltage is generated by other means (i.e., the output
of a DAC) it must track the V+ supply voltage. The last
column in Table 1 shows the ideal ratio of VDIV to the
supply voltage, which can also be calculated as:
VDIV
V+
=
DIVCODE
+ 0.5
16
±1.5%
Forexample,ifthesupplyis3.3VandthedesiredDIVCODE
is 4, VDIV = 0.281 3.3V = 928mV ± 50mV.
Figure 2 illustrates the information in Table 1, showing
that NDIV is symmetric around the DIVCODE midpoint.
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/24MJ8BN | CONN HSG RCPT 8POS JAM NUT SCKT |
| VI-BWT-MX | CONVERTER MOD DC/DC 6.5V 75W |
| D38999/26MJ8BE | CONN HSG PLUG 8POS STRGHT SCKT |
| VI-BWR-MX | CONVERTER MOD DC/DC 7.5V 75W |
| VE-2W0-MW-F1 | CONVERTER MOD DC/DC 5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC6994-1 | 制造商:LINER 制造商全称:Linear Technology 功能描述:TimerBlox: Delay Block/ Debouncer |
| LTC6994-2 | 制造商:LINER 制造商全称:Linear Technology 功能描述:TimerBlox: Delay Block/ Debouncer |
| LTC6994CDCB-1#PBF | 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER 5.5V DFN-6 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER, 5.5V, DFN-6 制造商:Linear Technology 功能描述:SC-Timing, Cut Tape Delay with Rising or Falling Edge Trigger 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER, 5.5V, DFN-6, Operating Mode:Monostable, Supply Voltage Min:2.25V, Supply Voltage Max:5.5V, Digital IC Case Style:DFN, No. of Pins:6, Operating Temperature Min:0C, Operating Temperature Max:70C , RoHS Compliant: Yes |
| LTC6994CDCB-1#TRMPBF | 功能描述:IC DELAY LINE 6-DFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 延迟线 系列:TimerBlox® 标准包装:2,500 系列:- 标片/步级数:- 功能:多个，不可编程 延迟到第一抽头:10ns 接头增量:- 可用的总延迟:10ns 独立延迟数:4 电源电压:4.75 V ~ 5.25 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SOIC 包装:带卷 (TR) |
| LTC6994CDCB-1#TRPBF | 功能描述:IC DELAY LINE 6-DFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 延迟线 系列:TimerBlox® 标准包装:2,500 系列:- 标片/步级数:- 功能:多个，不可编程 延迟到第一抽头:10ns 接头增量:- 可用的总延迟:10ns 独立延迟数:4 电源电压:4.75 V ~ 5.25 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。