参数资料
型号: LTC6994CS6-1#TRPBF
厂商: Linear Technology
文件页数: 13/26页
文件大小: 0K
描述: IC DELAY LINE TSOT-23-6
产品培训模块: TimerBlox Family Timing Devices
产品目录绘图: LTC699_TSOT-23
特色产品: TimerBlox?
标准包装: 2,500
系列: TimerBlox®
功能: 可编程
可用的总延迟: 1µs ~ 33.6s
独立延迟数: 1
电源电压: 2.25 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: SOT-23-6 细型,TSOT-23-6
供应商设备封装: TSOT-23-6
包装: 带卷 (TR)
配用: DC1562A-E-ND - BOARD EVAL LTC6992-3
LTC6994-1/LTC6994-2
20
699412fb
699412 F16
LTC6994
IN
GND
SET
OUT
V+
DIV
C1
0.1F
R1
R2
RSET
V+
DIV
SET
OUT
GND
IN
C1
R1
R2
V+
RSET
DCB PACKAGE
IN
GND
SET
OUT
V+
DIV
R2
V+
RSET
TSOT-23 PACKAGE
R1
C1
applicaTions inForMaTion
Figure 16. Supply Bypassing and PCB Layout
Supply Bypassing and PCB Layout Guidelines
TheLTC6994isanaccuratemonostablemultivibratorwhen
used in the appropriate manner. The part is simple to use
and by following a few rules, the expected performance is
easily achieved. Adequate supply bypassing and proper
PCB layout are important to ensure this.
Figure 16 shows example PCB layouts for both the SOT-23
and DCB packages using 0603 sized passive components.
The layouts assume a two layer board with a ground plane
layer beneath and around the LTC6994. These layouts are
a guide and need not be followed exactly.
1. Connect the bypass capacitor, C1, directly to the V+ and
GND pins using a low inductance path. The connection
from C1 to the V+ pin is easily done directly on the top
layer. For the DCB package, C1’s connection to GND is
also simply done on the top layer. For the SOT-23, OUT
can be routed through the C1 pads to allow a good C1
GND connection. If the PCB design rules do not allow
that,C1’sGNDconnectioncanbeaccomplishedthrough
multiple vias to the ground plane. Multiple vias for both
the GND pin connection to the ground plane and the
C1 connection to the ground plane are recommended
to minimize the inductance. Capacitor C1 should be a
0.1F ceramic capacitor.
2. Place all passive components on the top side of the
board. This minimizes trace inductance.
3. Place RSET as close as possible to the SET pin and make
adirect,shortconnection.TheSETpinisacurrentsum-
ming node and currents injected into this pin directly
modulate the output delay. Having a short connection
minimizes the exposure to signal pickup.
4. Connect RSET directly to the GND pin. Using a long path
or vias to the ground plane will not have a significant
affect on accuracy, but a direct, short connection is
recommended and easy to apply.
5. Use a ground trace to shield the SET pin. This provides
another layer of protection from radiated signals.
6. Place R1 and R2 close to the DIV pin. A direct, short
connection to the DIV pin minimizes the external signal
coupling.
相关PDF资料
PDF描述
LTC6994CDCB-1#TRPBF IC DELAY LINE 6-DFN
AD5203ARUZ100-REEL IC POT DGTL QUAD 64POS 24TSSOP
DS1023S-200+ IC DELAY LINE 256TAP 16-SOIC
VE-B6L-MY-F4 CONVERTER MOD DC/DC 28V 50W
VE-B6L-MY-F3 CONVERTER MOD DC/DC 28V 50W
相关代理商/技术参数
参数描述
LTC6994CS6-2#PBF 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER 5.5V T 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER, 5.5V, TSOT-23-6; Operating Mode:Monostable; Supply Voltage Min:2.25V; Supply Voltage Max:5.5V; Digital IC Case Style:TSOT-23; No. of Pins:6; Clock External Input:Yes; Operating Temperature Min:0C ;RoHS Compliant: Yes
LTC6994CS6-2#TRMPBF 功能描述:IC DELAY LINE TSOT-23-6 RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 延迟线 系列:TimerBlox® 标准包装:2,500 系列:- 标片/步级数:- 功能:多个,不可编程 延迟到第一抽头:10ns 接头增量:- 可用的总延迟:10ns 独立延迟数:4 电源电压:4.75 V ~ 5.25 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SOIC 包装:带卷 (TR)
LTC6994CS6-2#TRPBF 功能描述:IC DELAY LINE TSOT-23-6 RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 延迟线 系列:TimerBlox® 标准包装:2,500 系列:- 标片/步级数:- 功能:多个,不可编程 延迟到第一抽头:10ns 接头增量:- 可用的总延迟:10ns 独立延迟数:4 电源电压:4.75 V ~ 5.25 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SOIC 包装:带卷 (TR)
LTC6994CS6-2TRMPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:TimerBlox: Delay Block/ Debouncer
LTC6994HDCB-1#PBF 制造商:Linear Technology 功能描述:SC-Timing, Cut Tape Delay with Rising or Falling Edge Trigger