- 您现在的位置：买卖IC网 > PDF目录369885 > LXT318PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT318PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收发器|单|优税PCM-30/E-1 |的CMOS | LDCC | 28脚|塑料 |
| 文件页数： | 11/26页 |
| 文件大小： | 402K |
| 代理商： | LXT318PE |
T1 CSU/ISDN PRI Transceiver
—
LXT310
Datasheet
11
The transmitted pulse shape is determined by Line Build Out (LBO) inputs LBO1 and LBO2 as
follows:
In Host mode, LBO is specified by setting the appropriate bits in the LXT310 register via the serial
port. In the Hardware mode, LBO inputs are applied through individual pins (1 = High; 0 = Low).
Shaped pulses meeting the various T1 CSU and ISDN PRI requirements are applied to the AMI
line driver for transmission onto the line at TTIP and TRING. Refer to Test Specifications for T1
pulse mask specifications.
2.3.2
Short Circuit Limit
The LXT310 transmitter is equipped with a short-circuit limiter. This feature limits to
approximately 120 mA RMS the current the transmitter will source into a low-impedance load.
The limiter trips when the RMS current exceeds the limit for 100 μs (~ 150 marks). It
automatically resets when the load current drops below the limit.
The LXT310 meets or exceeds FCC and AT&T specifications for CSU and NI applications, as well
as ANSI T1E1, and CCITT requirements for ISDN PRI.
2.3.3
Line Code
The LXT310 transmits data as a 50% AMI line code as shown in
Figure 4
. Power consumption is
reduced by activating the AMI line driver only to transmit a mark. The output driver is disabled
during transmission of a space. Biasing of the transmit DC level is on-chip.
2.4
Jitter Attenuation
Jitter attenuation is provided by a Jitter Attenuation Loop (JAL) and an Elastic Store (ES). An
external crystal oscillating at 4 times the bit rate provides clock stabilization. Refer to
Table 6
for
crystal specifications. The ES is a 32 x 2-bit register. When JASEL = 1, the JAL is positioned in
the receive path. When JASEL = 0, the JAL is positioned in the transmit path.
Line Build-Out Control
dB
0 7.5 15 22.5
LBO1
0 1 0 1
LBO2
0 0 1 1
Figure 4. 50% AMI Coding
TTIP
Bit Cell
1
1
0
TRING
相关PDF资料 |
PDF描述 |
|---|---|
| LXT324JE | PCM Receiver |
| LXT324NE | PCM Receiver |
| LXT324PE | PCM Receiver |
| LXT325TOLXT336 | LXT325 to LXT336 - Migrating from LXT325 to LXT336 Quad Receiver |
| LXT331PE | LINE INTERFACE|CMOS|LDCC|44PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT31ONE | 制造商:LEVEL ONE 功能描述: |
| LXT324JE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM Receiver |
| LXT324NE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM Receiver |
| LXT324PE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM Receiver |
| LXT325 | 制造商:LVL1 制造商全称:LVL1 功能描述:T1/E1 Integrated Quad Receiver |
发布紧急采购，3分钟左右您将得到回复。