- 您现在的位置：买卖IC网 > PDF目录369885 > LXT331PH LINE INTERFACE|CMOS|LDCC|44PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT331PH |
| 英文描述： | LINE INTERFACE|CMOS|LDCC|44PIN|PLASTIC |
| 中文描述： | 线路接口|的CMOS | LDCC | 44PIN |塑料 |
| 文件页数： | 13/32页 |
| 文件大小： | 395K |
| 代理商： | LXT331PH |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Dual T1/E1 Line Interface Unit
—
LXT331
Datasheet
13
2.3.1
Host Mode Control
Host mode is selected when a clock is applied to the SPE pin. Each of the two LIUs contains a pair
of data registers, one for command inputs and one for status outputs. An SIO transaction is initiated
by a falling pulse on one of the two Port Select pins, PS0 or PS1. Only one LIU can be selected at a
time. A High-to-Low transition on PS
n
is required for each subsequent access to the Host mode
registers. If both PS0 and PS1 are active simultaneously, Port 0 has priority over Port1.
The LIU addressed by the PS
n
pulse responds by writing the incoming serial word (at the SDI pin)
into its command register.
Figure 5 on page 15
shows an SIO write operation. The 16-bit serial
word consists of an 8-bit Command/Address byte and an 8-bit Data byte. If the command word
contains a read request, the addressed LIU subsequently outputs the contents of its status register
onto the SDO pin.
Figure 6 on page 16
shows an SIO read operation. The Clock Edge (CLKE) signal determines
when the SDO output is valid (relative to SCLK) as follows:
If CLKE = High, SDO is valid on the rising edge of SCLK. If CLKE = Low, SDO is valid on the
falling edge of SCLK. Refer to Test Specifications for SIO timing.
2.3.1.1
Serial Input Word
Figure 5 on page 15
shows the Serial Input data structure. The LXT331 is addressed by setting bit
A4 in the Address/Command byte, corresponding to address 16. Bit 1 of the serial Address/
Command byte provides Read/Write (R/W) control when the chip is accessed. The R/W bit is set to
logic 1 to read the data output byte from the chip, and set to logic 0 to write the input data byte to
the chip.
The second 8 bits of a write operation (the Data Input byte) clear the Driver Performance Monitor
(DPM) and Driver Fail Monitor (DFM) interrupts, reset the chip, and control diagnostic modes.
The first and second bits (D0-1) clear and/or mask the DPM and DFM interrupts, and the last 3 bits
(D5-7) control operating modes (normal and diagnostic) and chip reset. Refer to
Table 3
for details
on bits D5-7.
Figure 4. LXT331 Driver Performance Monitor
Pulse Width
Monitor
Pulse Width
Monitor
Pulse Width
Monitor
Pulse Width
Monitor
+
+
+
+
-
-
-
-
MTIP
+2.5 V
+790 mV
MRING
+2.5 V
-790 mV
C1
C2
C3
C4
A1
A2
O1
CLK
CNTR63
zero*
DPM
I
C
R
R
O
S
Q
A
B
相关PDF资料 |
PDF描述 |
|---|---|
| LXT331QE | LINE INTERFACE|CMOS|QFP|44PIN|PLASTIC |
| LXT331QH | LINE INTERFACE|CMOS|QFP|44PIN|PLASTIC |
| LXT332PE | Line Interface |
| LXT332QE | Line Interface |
| LXT334&LXT304A | LXT334 & LXT304A - LXT334 & LXT304A ?Low Cost & High Performance Quad E1 Interface Solution |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT331QE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LINE INTERFACE|CMOS|QFP|44PIN|PLASTIC |
| LXT331QH | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LINE INTERFACE|CMOS|QFP|44PIN|PLASTIC |
| LXT332 | 制造商:LVL1 制造商全称:LVL1 功能描述:Dual T1/E1 Line Interface Unit with Crystal-less Attenuation |
| LXT332PE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Line Interface |
| LXT332QE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Line Interface |
发布紧急采购，3分钟左右您将得到回复。