- 您现在的位置：买卖IC网 > PDF目录377802 > M25P16-VMP3G (意法半导体) 4 Mbit Uniform Sector, Serial Flash Memory PDF资料下载
参数资料
| 型号： | M25P16-VMP3G |
| 厂商： | 意法半导体 |
| 元件分类： | DRAM |
| 英文描述： | 4 Mbit Uniform Sector, Serial Flash Memory |
| 中文描述： | 4兆位统一部门，串行闪存 |
| 文件页数： | 8/55页 |
| 文件大小： | 335K |
| 代理商： | M25P16-VMP3G |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
Signal description
M25P16
8/55
2
Signal description
2.1
Serial Data Output (Q)
This output signal is used to transfer data serially out of the device. Data is shifted out on the
falling edge of Serial Clock (C).
2.2
Serial Data Input (D)
This input signal is used to transfer data serially into the device. It receives instructions,
addresses, and the data to be programmed. Values are latched on the rising edge of Serial
Clock (C).
2.3
Serial Clock (C)
This input signal provides the timing of the serial interface. Instructions, addresses, or data
present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on
Serial Data Output (Q) changes after the falling edge of Serial Clock (C).
2.4
Chip Select (S)
When this input signal is High, the device is deselected and Serial Data Output (Q) is at high
impedance. Unless an internal Program, Erase or Write Status Register cycle is in progress,
the device will be in the Standby mode (this is not the Deep Power-down mode). Driving
Chip Select (S) Low selects the device, placing it in the Active Power mode.
After Power-up, a falling edge on Chip Select (S) is required prior to the start of any
instruction.
2.5
Hold (HOLD)
The Hold (HOLD) signal is used to pause any serial communications with the device without
deselecting the device.
During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data
Input (D) and Serial Clock (C) are Don’t Care.
To start the Hold condition, the device must be selected, with Chip Select (S) driven Low.
2.6
Write Protect (W)
The main purpose of this input signal is to freeze the size of the area of memory that is
protected against program or erase instructions (as specified by the values in the BP2, BP1
and BP0 bits of the Status Register).
相关PDF资料 |
PDF描述 |
|---|---|
| M25P16-VMP3P | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P16-VMP3TG | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P16-VMP3TP | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P16-VMP6G | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P16-VMP6P | 4 Mbit Uniform Sector, Serial Flash Memory |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M25P16VMP3P | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface |
| M25P16-VMP3P | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:16 Mbit, serial Flash memory, 75 MHz SPI bus interface |
| M25P16VMP3T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface |
| M25P16-VMP3T | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:16 Mbit, serial Flash memory, 75 MHz SPI bus interface |
| M25P16VMP3TG | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface |
发布紧急采购，3分钟左右您将得到回复。