参数资料
型号: M30260F8BGP
元件分类: 微控制器/微处理器
英文描述: 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48
封装: 7 X 7 MM, 0.50 MM PITCH, PLASTIC, LQFP-48
文件页数: 13/30页
文件大小: 311K
代理商: M30260F8BGP
2. CPU
page 18
)
T
6
2
/
C
6
1
M
,
B
6
2
/
C
6
1
M
,
A
6
2
/
C
6
1
M
(
p
u
o
r
G
A
6
2
/
C
6
1
M
6
2
f
o
6
0
2
,
5
2
.
l
u
J
1
5
.
0
.
v
e
R
1
5
0
-
1
7
0
B
3
0
J
E
R
2.3 Frame Base Register (FB)
FB is configured with 16 bits, and is used for FB relative addressing.
2.4 Interrupt Table Register (INTB)
INTB is configured with 20 bits, indicating the start address of an interrupt vector table.
2.5 Program Counter (PC)
PC is configured with 20 bits, indicating the address of an instruction to be executed.
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.
2.7 Static Base Register (SB)
SB is configured with 16 bits, and is used for SB relative addressing.
2.8 Flag Register (FLG)
FLG consists of 11 bits, indicating the CPU status.
2.8.1 Carry Flag (C Flag)
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
2.8.2 Debug Flag (D Flag)
The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.
2.8.3 Zero Flag (Z Flag)
This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.
2.8.4 Sign Flag (S Flag)
This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.
2.8.5 Register Bank Select Flag (B Flag)
Register bank 0 is selected when this flag is 0 ; register bank 1 is selected when this flag is 1.
2.8.6 Overflow Flag (O Flag)
This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.
2.8.7 Interrupt Enable Flag (I Flag)
This flag enables a maskable interrupt.
Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1.
The I flag is cleared to 0 when the interrupt request is accepted.
2.8.8 Stack Pointer Select Flag (U Flag)
ISP is selected when the U flag is 0; USP is selected when the U flag is 1.
The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software
interrupt Nos. 0 to 31 is executed.
2.8.9 Processor Interrupt Priority Level (IPL)
IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level
0 to level 7.
If a requested interrupt has priority greater than IPL, the interrupt is enabled.
2.8.10 Reserved Area
When write to this bit, write 0. When read, its content is undefined.
相关PDF资料
PDF描述
M30281FAHP-D9 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
M30281M8T-XXXHP 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP64
M30291FAVHP 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP64
M30302MDP-XXXFP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
M30620MAA-XXXGP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
M30260F8GP D3 制造商:Renesas Electronics Corporation 功能描述:
M30260F8GP D7 制造商:Renesas Electronics Corporation 功能描述:
M30260F8TGP#U3 功能描述:IC M16C/26T MCU FLASH 64K 48LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:M16C™ M16C/微型/26 产品培训模块:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 标准包装:1 系列:M16C™ M32C/80/87 核心处理器:M32C/80 芯体尺寸:16/32-位 速度:32MHz 连通性:EBI/EMI,I²C,IEBus,IrDA,SIO,UART/USART 外围设备:DMA,POR,PWM,WDT 输入/输出数:121 程序存储器容量:384KB(384K x 8) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:24K x 8 电压 - 电源 (Vcc/Vdd):3 V ~ 5.5 V 数据转换器:A/D 34x10b,D/A 2x8b 振荡器型:内部 工作温度:-20°C ~ 85°C 封装/外壳:144-LQFP 包装:托盘 产品目录页面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87
M30260T2-CPE-GP 功能描述:DEV COMPACT EMULATOR M16C/26A,28 RoHS:否 类别:编程器,开发系统 >> 内电路编程器、仿真器以及调试器 系列:- 产品变化通告:Development Systems Discontinuation 19/Jul/2010 标准包装:1 系列:* 类型:* 适用于相关产品:* 所含物品:*
M30260T-EPB-GP 制造商:Renesas Electronics Corporation 功能描述:DEV EMULATOR PERSONALITY KIT M16C/26 - Boxed Product (Development Kits)