- 您现在的位置：买卖IC网 > PDF目录80464 > M30302GGPGP 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | M30302GGPGP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | 14 X 14 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-100 |
| 文件页数： | 42/57页 |
| 文件大小： | 649K |
| 代理商： | M30302GGPGP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
5. Electrical Characteristics
Page 47 of 53
VCC1=VCC2=3V
Switching Characteristics
(VCC1 = VCC2 = 3V, VSS = 0V, at Topr =
20 to 85°C / 40 to 85°C unless otherwise specified)
NOTES:
1.
Calculated according to the BCLK frequency as follows:
n is “1” for 1-wait setting, f(BCLK) is 12.5MHz or less.
2.
Calculated according to the BCLK frequency as follows:
3.
This standard value shows the timing when the output is off, and
does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in
t =
CR X ln (1VOL / VCC1)
by a circuit of the right figure.
For example, when VOL = 0.2VCC1, C = 30pF, R = 1k
Ω, hold time
of output ”L” level is
t =
30pF X 1kΩ X In(10.2VCC1 / VCC1)
= 6.7ns.
Table 5.44
Memory Expansion and Microprocessor Modes (for 1 wait setting and external area
access)
Symbol
Parameter
Standard
Unit
Min.
Max.
td(BCLK-AD)
Address Output Delay Time
See
30
ns
th(BCLK-AD)
Address Output Hold Time (in relation to BCLK)
0
ns
th(RD-AD)
Address Output Hold Time (in relation to RD)
0
ns
th(WR-AD)
Address Output Hold Time (in relation to WR)
ns
td(BCLK-CS)
Chip Select Output Delay Time
30
ns
th(BCLK-CS)
Chip Select Output Hold Time (in relation to BCLK)
0
ns
td(BCLK-ALE)
ALE Signal Output Delay Time
25
ns
th(BCLK-ALE)
ALE Signal Output Hold Time
-4
ns
td(BCLK-RD)
RD Signal Output Delay Time
30
ns
th(BCLK-RD)
RD Signal Output Hold Time
0
ns
td(BCLK-WR)
WR Signal Output Delay Time
30
ns
th(BCLK-WR)
WR Signal Output Hold Time
0
ns
td(BCLK-DB)
Data Output Delay Time (in relation to BCLK)
40
ns
th(BCLK-DB)
Data Output Hold Time (in relation to BCLK) (3)
4ns
td(DB-WR)
Data Output Delay Time (in relation to WR)
ns
th(WR-DB)
Data Output Hold Time (in relation to WR)(3)
ns
td(BCLK-HLDA)
HLDA Output Delay Time
40
ns
n0.5
–
()x10
9
fBCLK
()
------------------------------------
40 ns
[]
–
0.5x10
9
fBCLK
()
------------------------10 ns
[]
–
DBi
R
C
相关PDF资料 |
PDF描述 |
|---|---|
| MC3S12HN64J3CAA | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| MPC8555CPXAJDX | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA783 |
| M901-01-669.3266LF | 669.3266 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M901-01I669.3120LF | 669.312 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| MK1415S | 33 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M30302GGP-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30302GGP-XXXGP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30302M4-XXX | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30302M4-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30302M4-XXXGP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。