
9
2
3
f
o
5
0
2
,
2
0
.
g
u
A
0
.
1
.
v
e
R
0
1
0
-
7
8
1
0
B
9
0
J
E
R
Page 152
p
u
o
r
G
0
8
/
C
6
1
M
19. Clock-asynchronous serial I/O mode (compliant with the SIM interface)
Figure 19.1 Typical transmit/receive timing in UART mode (compliant with the SIM interface)
D0 D1
D2 D3 D4 D5 D6 D7
ST
P
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
SP
D0 D1
D2 D3 D4 D5 D6
D7
ST
P
D0 D1 D2 D3
D4 D5 D6
D7
ST
P
SP
D0 D1
D2 D3 D4 D5 D6
D7
ST
P
D0 D1 D2 D3
D4 D5 D6
D7
ST
P
SP
D0 D1
D2 D3 D4 D5 D6 D7
ST
P
D0
D1
D2 D3 D4 D5 D6
D7
ST
P
SP
Start
bit
Parity
bit
"0"
"1"
"0"
"1"
"0"
"1"
Cleared to "0" when interrupt request is accepted, or cleared by software
Tc
Transfer Clock
Stop
bit
Data is set in the UARTi
transmit buffer register
An "L" level returns from SIM card
due to the occurrence of a parity error
The level is detected by
the interrupt routine
TxDi
"0
"
"1
"
Transfer Clock
Read to receive buffer
TxDi
Signal conductor level
(Note 2)
Note 1: After writing to the transfer buffer at above timing, transmission starts at the timing of BRG overflow.
Note 2: Equal in waveform because TxDi and RxDi are connected.
Transferred from the UARTi transmit buffer
register to the UARTi transmit register
(Note 1)
Receive enable bit
(RE)
Transmit rnable
bit (TE)
Transmit enable
empty flag (TI)
Transmit register
empty flag
(TXEPT)
Transmit interrupt
request bit (IR)
Shown in () are bit symbols.
The above timing applies to the following settings :
Parity is enabled.
One stop bit
Transmit interrupt cause select bit = "1".
Tc = 16 ( n + 1 ) / fi or 16 ( n + 1 ) / fEXT
fi : frequency of BRGi rcount source (f1, f8, f32)
fEXT : frequency of BRGi rcount source (external clock)
n : value set to BRGi
Start
bit
Stop
bit
Parity
bit
"0
"
"1"
"0"
"1"
RxDi
"1"
SP
The level is detected by
the interrupt routine
SP
Tc
Signal conductor level
(Note 2)
Transmit register
empty flag
(TXEPT)
Transmit interrupt
request bit (IR)
An "L" level returns from TxDi due to
the occurrence of a parity error
Read to receive buffer
Cleared to "0" when interrupt request is accepted, or cleared by software
Shown in () are bit symbols.
The above timing applies to the following settings :
Parity is enabled.
One stop bit
Transmit interrupt cause select bit = "0".
Tc = 16 ( n + 1 ) / fi or 16 ( n + 1 ) / fEXT
fi : frequency of BRGi rcount source (f1, f8, f32)
fEXT : frequency of BRGi rcount source (external clock)
n : value set to BRGi