![](http://datasheet.mmic.net.cn/110000/M32186F8VFP_datasheet_3496152/M32186F8VFP_1001.png)
SUMMARY OF PRECAUTIONS
Appendix 4
Appendix 4-11
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
Appendix 4.9 Notes on Multijunction Timers
Appendix 4.9.7 Notes on using TIO delayed single-shot output mode
The following describes precautions to be observed when using TIO delayed single-shot output mode.
If the counter stops due to an underflow in the same clock period as the timer is enabled by external input,
the former has priority so that the counter stops.
If the counter stops due to an underflow in the same clock period as count is enabled by writing to the enable
bit, the latter has priority so that count is enabled.
If the timer is enabled by external input in the same clock period as count is disabled by writing to the enable
bit, the latter has priority so that count is disabled.
If the counter is accessed for read ar the cycle of underflow, the counter value is read out as H’FFFF but
changes to "reload register value -1" at the next count clock timing.
Appendix 4.9.8 Notes on using TIO continuous output mode
The following describes precautions to be observed when using TIO continuous output mode.
If the timer is enabled by external input in the same clock period as count is disabled by writing to the enable
bit, the latter has priority so that count is disabled.
If the counter is accessed for read at the cycle of underflow, the counter value is read out as H’FFFF but
changes to "reload register value -1" at the next count clock timing.
Because the timer operates synchronously with the count clock, up to one count clock-dependent delay is
generated before F/F output is inverted after writing to the enable bit.
Appendix 4.9.9 Notes on using TMS measure input
The following describes precautions to be observed when using TMS measure input.
If measure event input and write to the counter occur in the same clock period, the write value is set in the
counter while at the same time latched into the measure register.