- 您现在的位置：买卖IC网 > PDF目录67761 > M34553M4H-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 PDF资料下载
参数资料
| 型号： | M34553M4H-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| 封装： | 7 X 7 MM, 0.50 MM PITCH, PLASTIC, LQFP-48 |
| 文件页数： | 10/13页 |
| 文件大小： | 1058K |
| 代理商： | M34553M4H-XXXFP |
Rev.3.02
Dec 22, 2006
page 6 of 142
REJ03B0024-0302
4553 Group
DEFINITION OF CLOCK AND CYCLE
q Operation source clock
The operation source clock is the source clock to operate this
product. In this product, the following clocks are used.
Clock (f(XIN)) by the external ceramic resonator
Clock (f(XIN)) by the external RC oscillation
Clock (f(XIN)) by the external input
Clock (f(RING)) of the on-chip oscillator which is the internal
oscillator
Clock (f(XCIN)) by the external quartz-crystal resonator
Register MR
System clock
f(STCK) = f(RING)/8
f(STCK) = f(RING)/4
f(STCK) = f(RING)/2
f(STCK) = f(RING)
f(STCK) = f(XIN)/8
f(STCK) = f(XIN)/4
f(STCK) = f(XIN)/2
f(STCK) = f(XIN)
f(STCK) = f(XCIN)/8
f(STCK) = f(XCIN)/4
f(STCK) = f(XCIN)/2
f(STCK) = f(XCIN)
Table Selection of system clock
Note: The f(RING)/8 is selected after system is released from reset.
MR2
1
0
1
0
1
0
1
0
1
0
1
0
MR3
1
0
1
0
1
0
Operation mode
Internal frequency divided by 8 mode
Internal frequency divided by 4 mode
Internal frequency divided by 2 mode
Internal frequency through mode
High-speed frequency divided by 8 mode
High-speed frequency divided by 4 mode
High-speed frequency divided by 2 mode
High-speed through mode
Low-speed frequency divided by 8 mode
Low-speed frequency divided by 4 mode
Low-speed frequency divided by 2 mode
Low-speed through mode
q System clock (STCK)
The system clock is the basic clock for controlling this product.
The system clock is selected by the clock control register MR
shown as the table below.
q Instruction clock (INSTCK)
The instruction clock is the basic clock for controlling CPU. The
instruction clock (INSTCK) is a signal derived by dividing the
system clock (STCK) by 3. The one instruction clock cycle gen-
erates the one machine cycle.
q Machine cycle
The machine cycle is the standard cycle required to execute the
instruction.
MR0
0
1
0
MR1
0
1
PORT FUNCTION
Port
Port D
Port P0
Port P1
Port P2
Port C
I/O
unit
1
4
1
Control
instructions
SD, RD
SZD
CLD
OP0A
IAP0
OP1A
IAP1
OP2A
IAP2
RCP
SCP
Control
registers
FR1, FR2
I1, K2
RG
FR0, PU0
K0
C1
FR0, PU1
K0, K1
C2
FR2
L3
W1
Output structure
N-channel open-drain/
CMOS
N-channel open-drain
N-channel open-drain/
CMOS
N-channel open-drain/
CMOS
N-channel open-drain/
CMOS
Input
Output
I/O
(6)
Output
(2)
I/O
(4)
I/O
(4)
I/O
(4)
Output
(1)
Remark
Pin
D0–D4, D5/INT
XCIN/D6, XCOUT/D7
P00/SEG21–P03/SEG24
P10/SEG25–P13/SEG28
P20/SEG17–P23/SEG20
C/CNTR
Output structure selection
function (programmable)
Built-in pull-up functions, key-on
wakeup functions and output
structure selection function
(programmable)
Built-in pull-up functions, key-on
wakeup functions and output
structure selection function
(programmable)
Output structure selection func
tion (programmable)
相关PDF资料 |
PDF描述 |
|---|---|
| M34553M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34554EDFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP64 |
| M34554MC-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64 |
| M34556M4H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M34553M4-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553M8H-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553M8-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553MXH-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553MX-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。