- 您现在的位置：买卖IC网 > PDF目录383294 > M347S6453CTS-L1H (SAMSUNG SEMICONDUCTOR CO. LTD.) M374S6453CTS PC133/PC100 Unbuffered SDRAM DIMM PDF资料下载
参数资料
| 型号： | M347S6453CTS-L1H |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | M374S6453CTS PC133/PC100 Unbuffered SDRAM DIMM |
| 中文描述： | M374S6453CTS PC133/PC100无缓冲SDRAM的内存 |
| 文件页数： | 10/11页 |
| 文件大小： | 165K |
| 代理商： | M347S6453CTS-L1H |
PC133/PC100 Unbuffered DIMM
M374S6453CTS
REV. 0.1 Sept. 2001
Byte#.
Function described
Function Supported
Hex value
Note
-7C
-7A
-1H
-1L
-7C
-7A
-1H
-1L
0
# of bytes written into serial memory at module manufacturer
128bytes
80h
1
Total # of bytes of SPD memory device
256bytes (2K-bit)
08h
2
Fundamental memory type
SDRAM
04h
3
# of row address on this assembly
13
0Dh
1
4
# of column address on this assembly
10
0Ah
1
5
# of module Rows on this assembly
2 Row
02h
6
Data width of this assembly
72 bits
48h
7
...... Data width of this assembly
-
00h
8
Voltage interface standard of this assembly
LVTTL
01h
9
SDRAM cycle time from clock @CAS latency of 3
7.5ns
7.5ns
10ns
10ns
75h
75h
A0h
A0h
2
10
SDRAM access time from clock @CAS latency of 3
5.4ns
5.4ns
6ns
6ns
54h
54h
60h
60h
2
11
DIMM configuration type
ECC
02h
12
Refresh rate & type
7.8us, support self refresh self
82h
13
Primary SDRAM width
x8
08h
14
Error checking SDRAM width
x8
08h
15
Minimum clock delay for back-to-back random column
t
CCD
= 1CLK
01h
16
SDRAM device attributes : Burst lengths supported
1, 2, 4, 8 & full page
8Fh
17
SDRAM device attributes : # of banks on SDRAM device
4 banks
04h
18
SDRAM device attributes : CAS latency
2 & 3
06h
19
SDRAM device attributes : CS latency
0 CLK
01h
20
SDRAM device attributes : Write latency
0 CLK
01h
21
SDRAM module attributes
Non-buffered/Non-Registered &
redundant addressing
00h
22
SDRAM device attributes : General
+/- 10% voltage tolerance,
Burst Read Single bit Write
precharge all, auto precharge
0Eh
23
SDRAM cycle time @CAS latency of 2
7.5ns
10ns
10ns
12ns
75h
A0h
A0h
C0h
2
24
SDRAM access time @CAS latency of 2
5.4ns
6ns
6ns
7ns
54h
60h
60h
70h
2
25
SDRAM cycle time @CAS latency of 1
-
00h
2
26
SDRAM access time @CAS latency of 1
-
00h
2
27
Minimum row precharge time (=t
RP
)
15ns
20ns
20ns
20ns
0Fh
14h
14h
14h
28
Minimum row active to row active delay (t
RRD
)
15ns
15ns
20ns
20ns
0Fh
0Fh
14h
14h
29
Minimum RAS to CAS delay (=t
RCD
)
15ns
20ns
20ns
20ns
0Fh
14h
14h
14h
30
Minimum activate precharge time (=t
RAS
)
45ns
45ns
50ns
50ns
2Dh
2Dh
32h
32h
31
Module Row density
2 Row of 256MB
40h
32
Command and Address signal input setup time
1.5ns
1.5ns
2ns
2ns
15h
15h
20h
20h
33
Command and Address signal input hold time
0.8ns
0.8ns
1ns
1ns
08h
08h
10h
10h
34
Data signal input setup time
1.5ns
1.5ns
2ns
2ns
15h
15h
20h
20h
M374S6453CTS-L7C/L7A/L1H/L1L, C7C/C7A/C1H/C1L
Organization : 64MX64
Composition : 32MX8 *18
Used component part # : K4S560832C-TL7C/7A/1H/1L,TC7C/7A/1H/1L
# of rows in module : 2row
# of banks in component : 4 banks
Feature : 1,375 mil height & double sided component
Refresh : 8K/64ms
Contents
:
相关PDF资料 |
PDF描述 |
|---|---|
| M347S6453CTS-L1L | M374S6453CTS PC133/PC100 Unbuffered SDRAM DIMM |
| M34D64-R | 64 Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Quarter of Memory |
| M34D64-RDW6T | 64 Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Quarter of Memory |
| M34D64-RMN6T | 64 Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Quarter of Memory |
| M34D64-W | 64 Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Quarter of Memory |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M347S6453CTS-L1L | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:M374S6453CTS PC133/PC100 Unbuffered SDRAM DIMM |
| M3480 SL001 | 制造商:Alpha Wire 功能描述:CBL 7PR 24AWG SLT 1000' |
| M3480 SL002 | 制造商:Alpha Wire 功能描述:CBL 7PR 24AWG SLT 500' |
| M3480 SL005 | 制造商:Alpha Wire 功能描述:CBL 7PR 24AWG SLT 100' |
| M3480-SS | 功能描述:螺丝和紧固件 Plain Thumb Screw M5X0.8 13mm RoHS:否 制造商:Unspecified 产品: 类型:Washer 螺纹大小: 长度: 材料:Steel 电镀:Nickel 螺丝头: 螺丝类型: |
发布紧急采购，3分钟左右您将得到回复。