- 您现在的位置：买卖IC网 > PDF目录80359 > M35046-XXXSP CRT CHAR DSPL CTLR, PDIP20 PDF资料下载
参数资料
| 型号： | M35046-XXXSP |
| 元件分类： | 显示控制器 |
| 英文描述： | CRT CHAR DSPL CTLR, PDIP20 |
| 封装： | 0.300 INCH, 1.78 MM PITCH, SHRINK, PLASTIC, SDIP-20 |
| 文件页数： | 8/37页 |
| 文件大小： | 396K |
| 代理商： | M35046-XXXSP |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
MITSUBISHI MICROCOMPUTERS
M35046-XXXSP/FP
SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS
13
Sets all raster blanking
Synchronize with the front porch or
back porch of the horizontal
synchronazation signal.
This register has or do not have mask
at phase comparison operating.
Set VERT pin polarity.
Set HOR pin polarity.
Set blanking mode. (Note 1)
An example of blanking mode at
BCOL = “0”, DSPn = “0” (n = 0 to 11)
shown left.
(Note 2)
There is no need to reset because
there is no register for this bit.
R, G, B and BLNK0 output can be
altered.
Display can be altered.
Blinking duty ratio can be altered.
Blinking frequency can be altered.
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
(9) Address 12816
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
BCOL
__
B/F
VMASK
POLV
POLH
BLK0
BLK1
SYAD
RAMERS
STOP
DSPON
BLINK0
BLINK1
BLINK2
TEST13
Register
DA
Status
Contents
Function
Remarks
BLINK
1
0
1
0
1
0
1
Duty
Blinking OFF
25%
50%
75%
1
0
1
0
1
0
1
Blanking mode
Matrix-outline size
Character size
Border size
Matrix-outline size
BLK
Notes 1: Refer to DISPLAY FORM 1
2: Refer to DISPLAY FORM 3
Blanking of BLK0, BLK1
All raster blanking
Synchronize with the leading edge of horizontal synchronization.
Synchronize with the trailing edge of horizontal synchronization.
Do not mask by VERT input signal
Mask by VERT input signal
VERT pin is negative polarity
VERT pin is positive polarity
HOR pin is negative polarity
HOR pin is positive polarity
Border display of character
Shadow display of character
RAM not erased
RAM erased
Oscillation of clock for display
Stop the oscillation of clock for display
Display OFF
Display ON
Divided into 64 of vertical synchronous signal
Divided into 32 of vertical synchronous signal
It should be fixed to “0”.
Test mode
相关PDF资料 |
PDF描述 |
|---|---|
| MK3230-01STR | 80 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| MK2743STR | 66 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MK1573-02STR | 60.41957 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| M37902F8CHP | 16-BIT, FLASH, MICROCONTROLLER, PQFP100 |
| M30621MC-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M35047 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M35047-XXXFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M35047-XXXSP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M35048 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M35048-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。