- 您现在的位置：买卖IC网 > PDF目录98005 > M35060-XXXSP 40 X 17 CHARACTERS CRT CHAR DSPL CTLR, PDIP32 PDF资料下载
参数资料
| 型号： | M35060-XXXSP |
| 元件分类： | 显示控制器 |
| 英文描述： | 40 X 17 CHARACTERS CRT CHAR DSPL CTLR, PDIP32 |
| 封装： | 0.400 INCH, 1.78 MM PITCH, SHRINK, PLASTIC, DIP-32 |
| 文件页数： | 6/41页 |
| 文件大小： | 351K |
| 代理商： | M35060-XXXSP |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
14
SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS
M35060-XXXSP
MITSUBISHI MICROCOMPUTERS
Interlace
Noninterlace
Composite video generation is off.
Composite video generation is on.
Display clock is on (oscillating).
Display clock is off (not oscillating).
Sync separation is disabled.
Sync separation is enabled.
Test mode (Must be cleared to 0.)
Must be cleared to 0.
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
EX
—
SELCOR
—
DSPON
DSPONV
—
BLK
SEPV0
SEPV1
TEST15
TEST16
PALH
MPAL
PAL/NTSC
INT/NON
LEVEL0
LEVEL1
LEVEL2
TEST24
TEST17
TEST18
TEST19
—
(9) Address 2B016
Status
DA
Register
Contents
Function
Remarks
External synchronization
Internal synchronization
Set to “0”.
Normal
Mode of expansion
Must be cleared to 0.
Digital output display OFF
Digital output display ON
Composite video output display OFF
Composite video output display ON
Must be cleared to 0.
Matrix outline
Matrix outline + border
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
10
11
12
13
14
15
16
17
Test mode (Must be cleared to 0.)
Interlace/noninterlace normal mode
Interlace/noninterlace expansion mode
MPAL
0
1
0
1
Format
NTSC
M-PAL
PAL
unavailable
PAL/NTSC
0
1
Refer to Table 3, 4, 7 and 8.
Only at register “DSP1XX”
= 1 (XX = 00 to 16) is available.
Method of sync separation from composite video.
Only at PAL and MPAL mode are
available.
Refer to Table 5 and 6.
SEPV1
0
1
SEPV0
0
1
0
1
Composite Sync Spearation Function
Separation is performed during (1) in vertical blanking period
Separation is performed during (2) in vertical blanking period 1
Separation is performed during (3) in vertical blanking period
Unavailable
Case (1) condition: vertical sync must repeat 2X
within (2) or (3); indicates this area.
(Note)
Note: For internal synchronization, shut out (mute) the external video signal input to the CVIN terminal, outside the IC. This avoids external video signal leaks
inside the IC.
2
3
1
相关PDF资料 |
PDF描述 |
|---|---|
| M35061-002SP | 40 X 17 CHARACTERS CRT CHAR DSPL CTLR, PDIP32 |
| M35061-XXXFP | 40 X 17 CHARACTERS CRT CHAR DSPL CTLR, PDSO32 |
| M35062-XXXSP | 40 X 17 CHARACTERS CRT CHAR DSPL CTLR, PDIP32 |
| M35071-XXXFP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35071-002FP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M35061 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M35061-002SP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M35061-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M35061-XXXSP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M35062 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。