- 您现在的位置：买卖IC网 > PDF目录383294 > M366S6553BTS-C7A (SAMSUNG SEMICONDUCTOR CO. LTD.) SDRAM Unbuffered Module 168pin Unbuffered Module based on 512Mb B-die 62/72-bit Non ECC/ECC PDF资料下载
参数资料
| 型号： | M366S6553BTS-C7A |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | SDRAM Unbuffered Module 168pin Unbuffered Module based on 512Mb B-die 62/72-bit Non ECC/ECC |
| 中文描述： | 内存缓冲模块168线缓冲模块基于512Mb乙芯片62/72-bit非ECC / ECC的 |
| 文件页数： | 15/22页 |
| 文件大小： | 379K |
| 代理商： | M366S6553BTS-C7A |
256MB, 512MB, 1GB Unbuffered DIMM
Rev. 1.1 February 2004
SDRAM
3.3V
1200
870
Output
50pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
Notes :
Parameter
Symbol
Version
Unit
Note
7A
Row active to row active delay
t
RRD
(min)
15
ns
1
RAS to CAS delay
t
RCD
(min)
20
ns
1
Row precharge time
t
RP
(min)
20
ns
1
Row active time
t
RAS
(min)
45
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
65
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2
Last data in to Active delay
t
DAL
(min)
2 CLK + tRP
-
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
相关PDF资料 |
PDF描述 |
|---|---|
| M374S2953BTS-C7A | SDRAM Unbuffered Module 168pin Unbuffered Module based on 512Mb B-die 62/72-bit Non ECC/ECC |
| M366S3253BTS | 32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3253BTS-C75 | 32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS-C1H | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M366TAN | 制造商:MTRONPTI 制造商全称:MTRONPTI 功能描述:5x7 mm, 3.3 Volt, HCMOS/TTL, Surface Mount Oscillator |
| M366TCN | 制造商:MTRONPTI 制造商全称:MTRONPTI 功能描述:5x7 mm, 3.3 Volt, HCMOS/TTL, Surface Mount Oscillator |
| M3675R-H100C | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING RESISTOR |
| M3675T-H10 | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR |
| M3675T-L10 | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR |
发布紧急采购，3分钟左右您将得到回复。