- 您现在的位置：买卖IC网 > PDF目录69012 > M37207MF-XXXFP 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | M37207MF-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件页数： | 54/122页 |
| 文件大小： | 2193K |
| 代理商： | M37207MF-XXXFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页
36
MITSUBISHI MICROCOMPUTERS
M37207MF-XXXSP/FP, M37207M8-XXXSP
M37207EFSP/FP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
and ON-SCREEN DISPLAY CONTROLLER
(9) START/STOP Condition Detect Conditions
The START/STOP condition detect conditions are shown in
Figure 33 and Table 4. Only when the 3 conditions of Table 4 are
satisfied, a START/STOP condition can be detected.
Note: When a STOP condition is detected in the slave mode
(MST = 0), an interrupt request signal “IICIRQ” is generated
to the CPU.
(8) STOP Condition Generation Method
When the ES0 bit of the I2C control register (address 00DC16) is “1,”
execute a write instruction to the I2C status register (address 00DB16)
for setting the MST bit and the TRX bit to “1” and the BB bit to “0”. A
STOP condition will then be generated. The STOP condition genera-
tion timing and the BB flag reset timing are different in the standard
clock mode and the high-speed clock mode. Refer to Figure 32 for
the STOP condition generation timing diagram, and Table 3 for the
START condition/STOP condition generation timing table.
Fig. 32. STOP Condition Generation Timing Diagram
Fig. 33. START Condition/STOP Condition Detect Timing
Diagram
Table 4. START Condition/STOP Condition Detect Conditions
Table 3. START Condition/STOP Condition Generation Timing
Table
Item
Setup time
Hold time
Set/reset time
for BB flag
Standard Clock Mode
5.0 s (20 cycles)
3.0 s (12 cycles)
High-speed Clock Mode
2.5 s (10 cycles)
1.5 s (6 cycles)
Note: Absolute time at
φ = 4 MHz. The value in parentheses de-
notes the number of
φ cycles.
I2C status register
write signal
Reset time for
BB flag
Hold time
Setup
time
SCL
SDA
BB flag
Hold time
Setup
time
SCL
SDA
(START condition)
SDA
(STOP condition)
SCL release time
Hold time
Setup
time
(6) START Condition Generation Method
When the ESO bit of the I2C control register (address 00DC16) is “1,”
execute a write instruction to the I2C status register (address 00DB16)
to set the MST, TRX and BB bits to “1.” A START condition will then
be generated. After that, the bit counter becomes “0002” and an SCL
for 1 byte is output. The START condition generation timing and BB
bit set timing are different in the standard clock mode and the high-
speed clock mode. Refer to Figure 31 for the START condition gen-
eration timing diagram, and Table 3 for the START condition/STOP
condition generation timing table.
Fig. 31. START Condition Generation Timing Diagram
(7) RESTART Condition Generation Method
To generate the RESTART condition, take the following sequence:
Set “2016” to the I2C status register (S1).
Write a transmit data to the I2C data shift register.
Set “F016” to the I2C status register (S1) again.
<Example of Setting of RESTART Condition>
I2C status register
; S1 = 2016
I2C data shift register ; S0 = transmit data after restart
I2C status register
; S1 = F016
I2C status register
write signal
Set time for
BB flag
Hold time
Setup
time
SCL
SDA
BB flag
Setup
time
Standard Clock Mode
6.5 s (26 cycles) < SCL
release time
3.25 s (13 cycles) < Setup time
3.25 s (13 cycles) < Hold time
High-speed Clock Mode
1.0 s (4 cycles) < SCL
release time
0.5 s (2 cycles) < Setup time
0.5 s (2 cycles) < Hold time
Note: Absolute time at
φ = 4 MHz. The value in parentheses de-
notes the number of
φ cycles.
相关PDF资料 |
PDF描述 |
|---|---|
| M37207EFSP | 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PDIP64 |
| M37212M6-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| M37212EFSP | 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| M37212EFFP | 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PQFP80 |
| M37220M3-XXXFP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDSO42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37207MF-XXXSP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER and ON-SCREEN DISPLAY CONTROLLER |
| M3720-8 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:1 KEY 1 SOUND |
| M3720-9 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:1 KEY 1 SOUND |
| M37210E4 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER |
| M37210E4-801FP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。