- 您现在的位置：买卖IC网 > PDF目录98005 > M37270MF-XXXSP 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP64 PDF资料下载
参数资料
| 型号： | M37270MF-XXXSP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP64 |
| 封装： | 0.750 INCH, 1.78 MM PITCH, PLASTIC, SDIP-64 |
| 文件页数： | 47/95页 |
| 文件大小： | 1517K |
| 代理商： | M37270MF-XXXSP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页
MITSUBISHI MICROCOMPUTERS
M37270MF-XXXSP
M37270EF-XXXSP, M37270EFSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
50
The display position in the vertical direction is determined by count-
ing the horizontal sync signal (HSYNC). At this time, it starts to count
the rising edge (falling edge) of HSYNC signal from after about 1 ma-
chine cycle of rising edge (falling edge) of VSYNC signal. So interval
from rising edge (falling edge) of VSYNC signal to rising edge (falling
edge) of HSYNC signal needs enough time (2 machine cycles or more)
for avoiding jitter. The polarity of HSYNC and VSYNC signals can se-
lect with the I/O polarity control register (address 021716). For de-
tails, refer to (15) OSD Output Pin Control.
Note: When bits 0 and 1 of the I/O polarity control register (address
021716) are set to “1” (negative polarity), the vertical position
is determined by counting falling edge of HSYNC signal after
rising edge of VSYNC control signal in the microcomputer (re-
fer to Figure 54).
Fig. 54. Supplement explanation for display position
When bits 0 and 1 of the I/O polarity control register
(address 021716) are set to “1” (negative polarity)
VSYNC signal input
VSYNC control
signal in
microcomputer
0.25 to 0.50 [
s]
( at f(XIN) = 8MHz)
Period of counting
HSYNC signal
(Note 1)
HSYNC
signal input
Not count
12345
Notes 1 : Do not generate falling edge of HSYNC signal near rising edge of
VSYNC control signal in microcomputer to avoid jitter.
2 : The pulse width of VSYNC and HSYNC needs 8 machine cycles or
more.
The vertical position for each block can be set in 1024 steps (where
each step is 1TH (TH: HSYNC cycle)) as values “0016” to “FF16” in
vertical position register 1i (i = 1 to 16) (addresses 022016 to 022F16)
and values “0016” to “FF16” in the vertical position register 2i (i = 1 to
16) (addresses 023016 to 023F16). The structure of the vertical posi-
tion registers is shown in Figure 55.
Fig. 55. Structure of vertical position registers
The horizontal position is common to all blocks, and can be set in
256 steps (where 1 step is 4TOSC, TOSC being the oscillating cycle
for display) as values “0016” to “FF16” in bits 0 to 7 of the horizontal
position register (address 00CF16). The structure of the horizontal
position register is shown in Figure 56.
Fig. 56. Structure of horizontal position register
Note : The setting value synchronizes with a rising (falling) of the VSYNC.
7
Horizontal position register
(HP : address 00CF16)
Control bits of horizontal display
start positions
Horizontal display start positions
4TOSC !(setting value of high-order 4 bits !16
+ setting value of low-order 4 bits !16 )
1
0
7
Vertical position register 1i
(i = 1 to 16)
(VP1i : addresses 022016 to 022F16)
Control bits of vertical display
start positions (Note)
Vertical display start positions (low-order 8 bits)
TH !(setting value of low-order 2 bits of VP2i !16
setting value of low-order 4 bits of VP1i !16
+ setting value of low-order 4 bits of VP1i !16 )
Note : Set values except “0016” and “0116” to VP1i when VP2i is “0016.”
2
1
0
7
Vertical position register 2i
(i = 1 to 16)
(VP2i : addresses 023016 to 023F16)
Control bits of vertical display
start positions (Note)
Vertical display start positions (high-order 2 bits)
TH !(setting value of low-order 2 bits of VP2i !16
+ setting value of low-order 4 bits of VP1i !16
+ setting value of low-order 4 bits of VP1i !16 )
2
1
0
+
相关PDF资料 |
PDF描述 |
|---|---|
| M37273MFH-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| M3727GM8-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP42 |
| M37280MFH-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| M37280MKH-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| M37280MFH-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37271EF | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271EFSP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271EFSS | 功能描述:EPROM MCU/8BIT CMOS EMULATION CH RoHS:否 类别:编程器，开发系统 >> 配件 系列:- 标准包装:1 系列:- 附件类型:适配器板 适用于相关产品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M37271EF-XXXSP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271MF | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。