- 您现在的位置：买卖IC网 > PDF目录67762 > M37516M8-XXXHP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP48 PDF资料下载
参数资料
| 型号： | M37516M8-XXXHP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP48 |
| 封装： | 7 X 7 MM, 0.50 MM PITCH, PLASTIC, LQFP-48 |
| 文件页数： | 29/90页 |
| 文件大小： | 1299K |
| 代理商： | M37516M8-XXXHP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
35
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7516 Group
Fig. 36 START condition detecting timing diagram
START/STOP Condition Detecting Operation
The START/STOP condition detection operations are shown in
Figures 36, 37, and Table 11. The START/STOP condition is set
by the START/STOP condition set bit.
The START/STOP condition can be detected only when the input
signal of the SCL and SDA pins satisfy three conditions: SCL re-
lease time, setup time, and hold time (see Table 11).
The BB flag is set to “1” by detecting the START condition and is
reset to “0” by detecting the STOP condition.
The BB flag set/reset timing is different in the standard clock mode
and the high-speed clock mode. Refer to Table 11, the BB flag set/
reset time.
Note: When a STOP condition is detected in the slave mode (MST = 0), an
interrupt request signal “IICIRQ” occurs to the CPU.
START Condition Generating Method
When writing “1” to the MST, TRX, and BB bits of the I2C status
register (address 002D16) at the same time after writing the slave
address to the I2C data shift register (address 002B16) with the
condition in which the ES0 bit of the I2C control register (address
002E16) and the BB flag are “0”, a START condition occurs. After
that, the bit counter becomes “0002” and an SCL for 1 byte is out-
put. The START condition generating timing is different in the
standard clock mode and the high-speed clock mode. Refer to
Figure 34, the START condition generating timing diagram, and
Table 9, the START condition generating timing table.
STOP Condition Generating Method
When the ES0 bit of the I2C control register (address 002E16) is
“1,” write “1” to the MST and TRX bits, and write “0” to the BB bit
of the I2C status register (address 002D16) simultaneously. Then a
STOP condition occurs. The STOP condition generating timing is
different in the standard clock mode and the high-speed clock
mode. Refer to Figure 35, the STOP condition generating timing
diagram, and Table 10, the STOP condition generating timing
table.
Fig. 34 START condition generating timing diagram
Fig. 35 STOP condition generating timing diagram
Table 10 STOP condition generating timing table
Item
Setup time
Hold time
Standard clock mode
5.0
s (20 cycles)
4.5
s (18 cycles)
Note: Absolute time at
φ = 4 MHz. The value in parentheses denotes the
number of
φ cycles.
High-speed clock mode
3.0
s (12 cycles)
2.5
s (10 cycles)
Table 9 START condition generating timing table
Item
Setup time
Hold time
Standard clock mode
5.0
s (20 cycles)
5.0
s (20 cycles)
Note: Absolute time at
φ = 4 MHz. The value in parentheses denotes the
number of
φ cycles.
High-speed clock mode
2.5
s (10 cycles)
2.5
s (10 cycles)
Table 11 START condition/STOP condition detecting conditions
Note: Unit : Cycle number of system clock
φ
SSC value is the decimal notation value of the START/STOP condi-
tion set bits SSC4 to SSC0. Do not set “0” or an odd number to SSC
value. The value in parentheses is an example when the I2C START/
STOP condition control register is set to “1816” at
φ = 4 MHz.
Fig. 37 STOP condition detecting timing diagram
SCL release time
Standard clock mode
High-speed clock mode
4 cycles (1.0
s)
2 cycles (1.0
s)
2 cycles (0.5
s)
3.5 cycles (0.875
s)
SSC value + 1
2
SSC value + 1
2
SSC value –1
2
Setup time
Hold time
BB flag set/
reset time
SSC value + 1 cycle (6.25
s)
cycle < 4.0
s (3.125 s)
cycle < 4.0
s (3.125 s)
+ 2 cycles (3.375
s)
I2C status register
write signal
Hold time
Setup
time
SCL
SDA
I2C status register
write signal
Hold time
Setup
time
SCL
SDA
Hold time
Setup
time
SCL
SDA
BB flag
SCL release time
BB flag
reset
time
Hold time
Setup
time
SCL
SDA
BB flag
SCL release time
BB flag
reset
time
相关PDF资料 |
PDF描述 |
|---|---|
| M37534E4GP | 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP32 |
| M37534M4-XXXSP | 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP42 |
| M37534M4-XXXGP | 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP32 |
| M37630E4T-XXXFP | 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQFP44 |
| M37630E4FS | 8-BIT, UVPROM, 10 MHz, MICROCONTROLLER, CQCC80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37516M8-XXXKP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M9H-XXXKP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M9-XXXHP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M9-XXXKP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516MAH-XXXKP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。