- 您现在的位置：买卖IC网 > PDF目录80396 > M37542M2-XXXGP 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP32 PDF资料下载
参数资料
| 型号： | M37542M2-XXXGP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP32 |
| 封装： | 7 X 7 MM, 0.80 MM PITCH, PLASTIC, LQFP-32 |
| 文件页数： | 14/68页 |
| 文件大小： | 1191K |
| 代理商： | M37542M2-XXXGP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
7542 Group
MITSUBISHI MICROCOMPUTERS
21
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
Interrupts
Interrupts occur by 18 different sources : 6 external sources, 11 in-
ternal sources and 1 software source.
Interrupt control
All interrupts except the BRK instruction interrupt have an interrupt
request bit and an interrupt enable bit, and they are controlled by
the interrupt disable flag. When the interrupt enable bit and the in-
terrupt request bit are set to “1” and the interrupt disable flag is set
to “0”, an interrupt is accepted.
The interrupt request bit can be cleared by program but not be set.
The interrupt enable bit can be set and cleared by program.
The reset and BRK instruction interrupt can never be disabled with
any flag or bit. All interrupts except these are disabled when the
interrupt disable flag is set.
When several interrupts occur at the same time, the interrupts are
received according to priority.
Interrupt operation
Upon acceptance of an interrupt the following operations are auto-
matically performed:
1. The processing being executed is stopped.
2. The contents of the program counter and processor status reg-
ister are automatically pushed onto the stack.
3. The interrupt disable flag is set and the corresponding interrupt
request bit is cleared.
4. Concurrently with the push operation, the interrupt destination
address is read from the vector table into the program counter.
[Interrupt source set register] INTSET
When two interrupt sources are assigned to the same interrupt
vector, the valid/invalid of each interrupt is set by this register.
When both two interrupt sources are set to be valid, which inter-
rupt request occurs is confirmed by the next interrupt source
discrimination bit.
[Interrupt source discrimination register] INTDIS
When two interrupt sources are assigned to the same interrupt
vector, which interrupt source occurs is confirmed by this register.
If an interrupt request of a key-on wakeup, UART1 bus collision
detection, A-D conversion or timer 1 occurs, an interrupt discrimi-
nation bit is set to “1” regardless of valid/invalid state by the
interrupt source set register.
However, when the interrupt valid bit of an interrupt source set
register is “0” (invalid), the interrupt request bit of an interrupt con-
trol register is not set to “1.”
Moreover, since an interrupt discrimination bit is not automatically
cleared to “0” by interrupt, please clear it by program.
An interrupt discrimination bit can be cleared to “0” by program but
not be set to “1.”
[Interrupt edge selection register] INTEDGE
The valid edge of external interrupt INT0 and INT1 can be selected
by the interrupt edge selection bit, respectively.
For the external interrupt INT1, the external input pin P33/INT1 or
P36/INT1 can be selected by the INT1 input port selection bit.
However, since there is no P36/INT1 pin in the 32-pin version, se-
lect P33/INT1 pin. By the key-on wakeup selection bit, enable/
disable of a key-on wakeup of P00, P04, and P06 pins can be se-
lected, respectively.
s Notes on use
(1) When setting the followings, the interrupt request bit may be
set to “1”.
When setting external interrupt active edge
Related register:
Interrupt edge selection register (address 003A16)
Timer X mode register (address 002B16)
Capture mode register (address 002016)
When not requiring the interrupt occurrence synchronized with
these setting, take the following sequence.
Set the corresponding interrupt enable bit to “0” (disabled).
Set the interrupt edge select bit (active edge switch bit, trigger
mode bit).
Set the corresponding interrupt request bit to “0” after 1 or more
instructions have been executed.
Set the corresponding interrupt enable bit to “1” (enabled).
(2) Use a LDM instruction to clear an interrupt discrimination bit.
LDM #$0n, $0Bn
Set the following values to “n”
“0”: an interrupt discrimination bit to clear
“1”: other interrupt discrimination bits
Ex.) When a key-on wakeup interrupt discrimination bit is
cleared;
LDM #00001110B and $0B.
相关PDF资料 |
PDF描述 |
|---|---|
| M37542M4-XXXFP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO36 |
| MC68HC05RC16DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC908QY1MDW | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MC68360ZP25LR2 | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PBGA357 |
| MC68EN360EM33L | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37542M2-XXXHP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M2-XXXSP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M4-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M4-XXXGP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M4-XXXHP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。