- 您现在的位置：买卖IC网 > PDF目录69014 > M37753M8C-XXXHP 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | M37753M8C-XXXHP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | FINE PITCH, QFP-80 |
| 文件页数： | 14/109页 |
| 文件大小： | 865K |
| 代理商： | M37753M8C-XXXHP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
MITSUBISHI MICROCOMPUTERS
M37753M8C-XXXFP, M37753M8C-XXXHP
M37753S4CFP, M37753S4CHP
12
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Instruction code read, data read, and data write are described below.
Instruction code read will be described first.
The CPU obtains instruction codes from the instruction queue buffer
and executes them. The CPU notifies the bus interface unit that CPU
is requesting an instruction code during an instruction code request
cycle. If the requested instruction code is not yet stored in the instruc-
tion queue buffer, the bus interface unit halts the CPU until it can
store more instructions than requested in the instruction queue
buffer.
Even if there is no instruction code request from the CPU, the bus
interface unit reads instruction codes from memory and stores them
in the instruction queue buffer when the instruction queue buffer is
empty or when only one instruction code is stored and the bus is idle
on the next cycle.
This is referred to as instruction pre-fetching.
Normally, when reading an instruction code from memory, if the ac-
cessed address is even, the next odd address is read together with
the instruction code and stored in the instruction queue buffer.
However, in memory expansion mode or microprocessor mode, if the
bus width select input (BYTE) is “H” and external data bus width is 8
bits, and if the address to be read is in external memory area or is
odd, only one byte is read and stored in the instruction queue buffer.
Data read and write are described below.
The CPU notifies the bus interface unit when performing data read
or write. At this time, the bus interface unit halts the CPU if the bus
interface unit is already using the bus or if there is a request with
higher priority. When data read or write is enabled, the bus interface
unit performs data read or write.
During data read, the CPU waits until the entire data is stored in the
data buffer. The bus interface unit sends the address sent from the
CPU to the address bus. Then it reads the memory when the E sig-
nal is “L” and stores the result in the data buffer.
During data write, the CPU writes the data in the data buffer and the
bus interface unit writes it to memory. Therefore, the CPU can pro-
ceed to the next step without waiting for write to complete. The bus
interface unit sends the address sent from the CPU to the address
bus. Then, when the E signal is “L”, the bus interface unit sends the
data in the data buffer to the data bus and writes it to memory.
BUS CYCLE
The M37753M8C-XXXFP can select bus cycles shown in Figures 6
and 7.
Central processing unit (CPU) running speed can be selected from
low-speed running (clock
φ1 ≤ 12.5 MHz) and high-speed running
(clock
φ1 ≤ 20 MHz); it is selected by bit 3 of processor mode register
1 (see Figure 9).
When accessing the external memory, the bus cycle is selected by
bits 4 and 5 of processor mode register 1.
When accessing the internal memory, the bus cycle is selected by bit
2 of processor mode register 0 (see Figure 14).
Figure 8 shows output signals at 3-
φ access in high-speed running.
The BHE signal becomes “L” when accessing the odd address.
Signals A0 and BHE indicate the differences between 1-byte read in
even address, 1-byte read in odd address, and simultaneous 2-byte
read in even and odd address; these signals also indicate the
differrences between 1-byte write in even address, 1-byte write in
odd address, and simultaneous 2-byte write in even and odd ad-
dress.
The A0 signal, which is bit 0 of address, becomes “L” when access-
ing an even address.
Table 1. Signals A0 and BHE
Access of 1 byte
in even address
“L”
“H”
Access of 1 byte
in odd address
“H”
“L”
Simultaneous
access of 2 bytes
“L”
Access method
Signal
A0
BHE
相关PDF资料 |
PDF描述 |
|---|---|
| M37754M6C-XXXGP | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| M37795STJ | 16-BIT, 8 MHz, MICROCONTROLLER, PQCC84 |
| M37795SJ | 16-BIT, 8 MHz, MICROCONTROLLER, PQCC84 |
| M37903S4CHP | 16-BIT, 26 MHz, MICROCONTROLLER, PQFP100 |
| M37920FCCHP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37753S4CFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37753S4CHP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37754 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16BIT CMOS MICROCOMPUTER |
| M37754FFCGP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37754FFCHP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
发布紧急采购，3分钟左右您将得到回复。