25
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
38C8 Group
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
(2) Asynchronous Serial I/O (UART) Mode
Clock asynchronous serial I/O mode (UART) can be selected by clear-
ing the serial I/O mode selection bit of the serial I/O control register
to
“
0
”
.
Eight serial data transfer formats can be selected, and the transfer
formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer register,
but the two buffers have the same address in memory. Since the shift
register cannot be written to or read from directly, transmit data is
written to the transmit buffer, and receive data is read from the re-
ceive buffer.
The transmit buffer can also hold the next data to be transmitted, and
the receive buffer register can hold a character while the next char-
acter is being received.
Fig. 22 Block diagram of UART serial I/O
Fig. 23 Operation of UART serial I/O function
f
(
X
I
N
)
1
/
4
O
r
t
s
E
l
P
E F
E
1/16
1
/
1
6
Data bus
Receive buffer register
Address 0018
16
Receive shift register
R
R
e
e
c
c
e
e
i
i
v
v
e
e
b
i
n
u
t
f
e
f
e
r
r
u
f
p
u
l
l
r
f
e
l
a
q
g
u
e
(
R
s
B
(
F
R
)
I
r
t
t
)
B
a
u
d
A
r
a
d
t
r
e
e
s
g
s
e
n
0
e
0
r
1
a
C
1
t
o
r
F
r
e
q
u
e
n
c
y
d
i
v
i
s
i
o
n
r
a
t
i
o
1
/
(
n
+
1
)
d
6
ST/SP/PA generator
Transmit buffer register
D
a
t
a
b
u
s
Transmit shift register
A
d
d
r
e
s
s
0
0
1
8
1
6
Transmit shift register shift completion flag (TSC)
T
r
a
n
s
m
i
t
b
u
Address 0019
16
f
f
e
r
e
m
p
t
y
f
l
a
g
(
T
B
E
)
Transmit interrupt request (TI)
S
T
d
e
t
e
c
t
o
r
S
P
d
e
t
e
c
t
o
r
UART control register
A
d
d
r
e
s
s
0
0
1
B
1
6
C
h
a
r
a
c
t
e
r
l
e
n
g
t
h
s
e
l
e
c
t
i
o
n
b
i
t
A
d
d
r
e
s
s
0
0
1
A
1
6
BRG count source selection bit
Transmit interrupt source selection bit
S
e
r
i
a
l
I
/
O
c
l
o
c
k
s
e
l
e
c
t
i
o
n
b
i
t
C
l
o
c
k
c
o
n
t
r
o
l
c
i
r
c
u
i
t
C
h
a
r
a
c
t
b
e
i
e
n
g
t
h
s
e
l
e
c
t
i
o
n
b
i
t
7
8
b
i
t
s
Serial I/O control register
P4
6
/S
CLK
Serial I/O status register
P
4
4
/
R
X
D
P
4
5
/
T
X
D
T
T
S
B
C
E
=
=
0
1
R
B
F
=
0
T
B
E
=
0
TBE=0
RBF=1
R
B
F
=
1
ST
D
0
D
1
S
P
D
0
D
1
S
T
S
P
T
B
E
=
1
T
S
C
=
1
ST
D
0
D
1
S
P
D
0
D
1
ST
SP
Transmit buffer write signal
G
e
n
e
r
a
t
e
d
a
t
2
n
d
b
i
t
i
n
2
-
s
t
o
p
-
b
i
t
m
o
d
e
1
7
1
1
s
t
r
r
r
a
r
t
d
p
s
b
i
t
o
o
o
8
0
2
a
a
t
o
t
r
a
i
p
y
b
b
i
b
i
t
t
s
i
t
(
t
s
)
S
e
r
i
a
l
o
u
t
p
u
t
T
X
D
S
e
r
i
a
l
i
n
p
u
t
R
X
D
R
e
c
e
i
v
e
b
u
f
f
e
r
r
e
a
d
s
i
g
n
a
l
Transmit or receive clock
N
o
t
e
s
1
2
:
:
T
E
r
h
e
h
f
r
o
e
l
e
e
t
e
r
t
c
r
r
f
l
a
t
i
e
d
a
n
o
c
a
g
s
n
e
t
a
d
m
b
i
v
e
i
i
t
e
i
s
t
e
i
(
i
n
w
c
n
T
t
r
t
i
e
C
e
i
t
o
r
n
r
)
r
u
e
o
p
f
t
t
c
t
t
o
c
(
h
(
R
t
u
T
e
r
I
)
e
s
)
s
c
e
i
s
t
a
a
r
r
a
t
n
a
s
n
t
h
b
l
e
t
s
e
e
I
/
w
m
s
a
s
c
h
i
t
m
e
l
o
e
n
b
e
c
n
t
u
f
t
i
m
e
d
r
o
h
e
f
e
r
e
t
r
e
R
r
e
o
t
h
o
g
i
B
F
g
i
a
c
s
f
s
t
t
c
t
e
l
a
e
t
u
r
g
r
h
e
r
.
w
R
h
B
e
F
n
f
e
l
a
i
t
g
h
e
b
e
c
h
o
e
m
T
e
B
s
E
“
1
o
”
r
(
T
a
t
1
C
s
t
a
s
t
g
o
p
b
e
b
c
i
o
t
,
d
u
e
r
s
i
n
“
g
1
r
e
b
c
y
e
t
p
h
t
i
o
s
n
e
)
t
.
t
r
t
t
I
u
o
p
n
e
t
w
r
t
S
f
l
m
”
e
i
n
g
o
f
t
h
e
t
r
a
n
s
m
i
t
i
n
t
e
r
r
u
p
t
s
o
u
r
c
e
s
i
O
t
l
3
4
:
T
:
A
r
t
I
b
h
e
e
c
n
o
m
T
e
s
=
“
1
1
”
,
.
h
S
C
0
.
5
t
o
1
.
5
c
y
c
l
e
s
o
f
t
h
e
d
a
t
a
s
h
i
f
t
c
y
c
l
e
i
s
n
e
c
e
s
s
a
r
y
u
n
t
i
l
c
h
a
n
g
i
n
g
t
o
T
S
C
=
0
.