- 您现在的位置：买卖IC网 > PDF目录45049 > M41T81MY6TR (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO18 PDF资料下载
参数资料
| 型号： | M41T81MY6TR |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 时钟/数据恢复及定时提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO18 |
| 封装： | 0.300 INCH, PLASTIC, SO-18 |
| 文件页数： | 28/30页 |
| 文件大小： | 436K |
| 代理商： | M41T81MY6TR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页
7/30
M41T81
OPERATION
The M41T81 clock operates as a slave device on
the serial bus. Access is obtained by implementing
a start condition followed by the correct slave ad-
dress (D0h). The 20 bytes contained in the device
can then be accessed sequentially in the following
order:
1.
Tenths/Hundredths of a Second Register
2.
Seconds Register
3.
Minutes Register
4.
Century/Hours Register
5.
Day Register
6.
Date Register
7.
Month Register
8.
Year Register
9.
Control Register
10. Watchdog Register
11 - 16. Alarm Registers
17 - 19. Reserved
20. Square Wave Register
The M41T81 clock continually monitors VCC for an
out-of-tolerance condition. Should VCC fall below
VSO, the device terminates an access in progress
and resets the device address counter. Inputs to
the device will not be recognized at this time to
prevent erroneous data from being written to the
device from a an out-of-tolerance system. The de-
vice also automatically switches over to the battery
and powers down into an ultra low current mode of
operation to conserve battery life. As system pow-
er returns and VCC rises above VSO, the battery is
disconnected, and the power supply is switched to
external VCC.
For more information on Battery Storage Life refer
to Application Note AN1012.
2-Wire Bus Characteristics
The bus is intended for communication between
different ICs. It consists of two lines: a bi-direction-
al data signal (SDA) and a clock signal (SCL).
Both the SDA and SCL lines must be connected to
a positive supply voltage via a pull-up resistor.
The following protocol has been defined:
–
Data transfer may be initiated only when the
bus is not busy.
–
During data transfer, the data line must remain
stable whenever the clock line is High.
–
Changes in the data line, while the clock line is
High, will be interpreted as control signals.
Accordingly, the following bus conditions have
been defined:
Bus not busy. Both data and clock lines remain
High.
Start data transfer. A change in the state of the
data line, from high to Low, while the clock is High,
defines the START condition.
Stop data transfer. A change in the state of the
data line, from Low to High, while the clock is High,
defines the STOP condition.
Data Valid. The state of the data line represents
valid data when after a start condition, the data line
is stable for the duration of the high period of the
clock signal. The data on the line may be changed
during the Low period of the clock signal. There is
one clock pulse per bit of data.
Each data transfer is initiated with a start condition
and terminated with a stop condition. The number
of data bytes transferred between the start and
stop conditions is not limited. The information is
transmitted byte-wide and each receiver acknowl-
edges with a ninth bit.
By definition a device that gives out a message is
called “transmitter,” the receiving device that gets
the message is called “receiver.” The device that
controls the message is called “master.” The de-
vices that are controlled by the master are called
“slaves.”
Acknowledge. Each byte of eight bits is followed
by one Acknowledge Bit. This Acknowledge Bit is
a low level put on the bus by the receiver whereas
the master generates an extra acknowledge relat-
ed clock pulse. A slave receiver which is ad-
dressed is obliged to generate an acknowledge
after the reception of each byte that has been
clocked out of the slave transmitter.
The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse
in such a way that the SDA line is a stable Low dur-
ing the High period of the acknowledge related
clock pulse. Of course, setup and hold times must
be taken into account. A master receiver must sig-
nal an end of data to the slave transmitter by not
generating an acknowledge on the last byte that
has been clocked out of the slave. In this case the
transmitter must leave the data line High to enable
the master to generate the STOP condition.
相关PDF资料 |
PDF描述 |
|---|---|
| M41T81MX6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41T81SM6F | 1 TIMER(S), REAL TIME CLOCK, PDSO8 |
| M41T81SM6E | 1 TIMER(S), REAL TIME CLOCK, PDSO8 |
| M41T82RMY6E | 1 TIMER(S), REAL TIME CLOCK, PDSO18 |
| M41T82ZQA6E | 1 TIMER(S), REAL TIME CLOCK, QCC16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M41T81S | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Serial access real-time clock with alarms |
| M41T81S_07 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Serial access real-time clock with alarms |
| M41T81S_12 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Serial access real-time clock (RTC) with alarms |
| M41T81SM6E | 功能描述:实时时钟 2.0-5.5V 512 (64x8) RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| M41T81SM6ET | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Serial Access Real-Time Clock with Alarms |
发布紧急采购，3分钟左右您将得到回复。